{"id":"https://openalex.org/W1927260778","doi":"https://doi.org/10.1109/iscas.2003.1206391","title":"An exploration-based binding and scheduling technique for synthesis of digital blocks for mixed-signal applications","display_name":"An exploration-based binding and scheduling technique for synthesis of digital blocks for mixed-signal applications","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1927260778","doi":"https://doi.org/10.1109/iscas.2003.1206391","mag":"1927260778"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073213552","display_name":"N. Thepayasuwan","orcid":null},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Thepayasuwan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York, Stony Brook, NY, USA","Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109898844","display_name":"Hua Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hua Tang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York, Stony Brook, NY, USA","Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080972445","display_name":"Alex Doboli","orcid":"https://orcid.org/0000-0003-2472-4014"},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Doboli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State University of New York, Stony Brook, NY, USA","Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State University of New York, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., State Univ. of New York Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"629"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7257583141326904},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.655251145362854},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.601634681224823},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5271437168121338},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4446891248226166},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3742467164993286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36118409037590027},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3364253640174866},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3321208655834198},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32200631499290466},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.3162921369075775},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2534216046333313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14838731288909912},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10505521297454834},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07227754592895508}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7257583141326904},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.655251145362854},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.601634681224823},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5271437168121338},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4446891248226166},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3742467164993286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36118409037590027},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3364253640174866},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3321208655834198},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32200631499290466},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.3162921369075775},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2534216046333313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14838731288909912},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10505521297454834},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07227754592895508},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1559215823","https://openalex.org/W2051554354","https://openalex.org/W2054676002","https://openalex.org/W2093842169","https://openalex.org/W2122941519","https://openalex.org/W2129183345","https://openalex.org/W2155270442","https://openalex.org/W2157554674","https://openalex.org/W2169835182","https://openalex.org/W4229988728","https://openalex.org/W6633255691","https://openalex.org/W6664089452"],"related_works":["https://openalex.org/W1924077319","https://openalex.org/W2619340758","https://openalex.org/W2128410848","https://openalex.org/W2145890695","https://openalex.org/W2048159764","https://openalex.org/W2530146034","https://openalex.org/W2153937041","https://openalex.org/W4239976916","https://openalex.org/W2118368532","https://openalex.org/W2126232624"],"abstract_inverted_index":{"The":[0,35,55],"design":[1],"of":[2,42,101],"mixed":[3],"analog-digital":[4],"systems":[5],"requires":[6],"new":[7],"CAD":[8],"tools,":[9],"as":[10,109],"specific":[11],"performance":[12],"requirements":[13],"need":[14],"to":[15,38,87,105,111],"be":[16],"tackled":[17],"i.e.":[18],"simultaneous":[19],"switching":[20],"noise":[21],"(SSN).":[22],"This":[23],"paper":[24],"proposes":[25],"a":[26],"novel":[27],"technique":[28,56,104],"for":[29,61,71],"resource":[30,91],"binding":[31,92],"and":[32,75,78,93],"operation":[33,94],"scheduling.":[34],"goal":[36],"is":[37,50],"maximize":[39],"the":[40,43,72,89,99,102],"latency":[41],"digital":[44],"hardware":[45],"such":[46],"that":[47],"its":[48],"SSN":[49,76],"kept":[51],"within":[52],"feasible":[53],"limits.":[54],"includes":[57],"two":[58],"steps:":[59],"(1)":[60],"each":[62],"input":[63],"specifications,":[64],"Performance":[65],"Models":[66],"(PM)":[67],"are":[68,81],"automatically":[69],"generated":[70],"overall":[73],"throughput":[74],"values,":[77],"(2)":[79],"PMs":[80],"employed":[82],"by":[83],"an":[84],"exploration":[85],"algorithm":[86],"find":[88,106],"best":[90],"scheduling":[95],"alternative.":[96],"Experiments":[97],"showed":[98],"ability":[100],"proposed":[103],"good":[107],"solutions":[108],"compared":[110],"traditional":[112],"high-level":[113],"synthesis":[114],"methods.":[115]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}