{"id":"https://openalex.org/W1505619145","doi":"https://doi.org/10.1109/iscas.2003.1206310","title":"Novel sub-1V CMOS domino dynamic logic circuit using a direct bootstrap (DB) technique for low-voltage CMOS VLSI","display_name":"Novel sub-1V CMOS domino dynamic logic circuit using a direct bootstrap (DB) technique for low-voltage CMOS VLSI","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1505619145","doi":"https://doi.org/10.1109/iscas.2003.1206310","mag":"1505619145"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091302468","display_name":"P.C. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]},{"id":"https://openalex.org/I49645291","display_name":"National Taipei University of Education","ror":"https://ror.org/02bzpph30","country_code":"TW","type":"education","lineage":["https://openalex.org/I49645291"]}],"countries":["CA","TW"],"is_corresponding":true,"raw_author_name":"P.C. Chen","raw_affiliation_strings":["NTUEE, Taiwan","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"NTUEE, Taiwan","institution_ids":["https://openalex.org/I49645291"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024957250","display_name":"J.B. Kuo","orcid":"https://orcid.org/0000-0003-1391-1586"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J.B. Kuo","raw_affiliation_strings":["Department of E&CE, University of Waterloo, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Department of E&CE, University of Waterloo, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5091302468"],"corresponding_institution_ids":["https://openalex.org/I151746483","https://openalex.org/I49645291"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04459309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"441"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8629190921783447},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.746302604675293},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.6893764734268188},{"id":"https://openalex.org/keywords/diode-or-circuit","display_name":"Diode-or circuit","score":0.6335180997848511},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.6042395234107971},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5889096856117249},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.530654788017273},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5258879065513611},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5137203931808472},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.507480800151825},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.49409034848213196},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4912998080253601},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4711799919605255},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45205825567245483},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39417773485183716},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2922213673591614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2711018919944763},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2571452260017395},{"id":"https://openalex.org/keywords/discrete-circuit","display_name":"Discrete circuit","score":0.19588834047317505}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8629190921783447},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.746302604675293},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.6893764734268188},{"id":"https://openalex.org/C171065743","wikidata":"https://www.wikidata.org/wiki/Q5279089","display_name":"Diode-or circuit","level":5,"score":0.6335180997848511},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.6042395234107971},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5889096856117249},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.530654788017273},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5258879065513611},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5137203931808472},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.507480800151825},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.49409034848213196},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4912998080253601},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4711799919605255},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45205825567245483},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39417773485183716},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2922213673591614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2711018919944763},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2571452260017395},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.19588834047317505},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W398027425","https://openalex.org/W1999600786","https://openalex.org/W2022226334","https://openalex.org/W2066134400","https://openalex.org/W2120187194","https://openalex.org/W2169721199","https://openalex.org/W6613648162"],"related_works":["https://openalex.org/W1904691697","https://openalex.org/W2041441228","https://openalex.org/W4229490312","https://openalex.org/W2560261787","https://openalex.org/W1505619145","https://openalex.org/W4285230816","https://openalex.org/W2155174752","https://openalex.org/W2533687389","https://openalex.org/W1495073259","https://openalex.org/W616879023"],"abstract_inverted_index":{"The":[0],"paper":[1],"reports":[2],"a":[3,12,22,33,52,71],"novel":[4],"sub-1V":[5],"CMOS":[6,19,25,37],"domino":[7,43,77],"dynamic":[8,44,78],"logic":[9,45,79],"circuit":[10,30,46,80],"using":[11,41],"direct":[13],"bootstrap":[14],"(DB)":[15],"technique":[16,50,84],"for":[17,70],"low-voltage":[18],"VLSI.":[20],"From":[21],"1V":[23],"8-bit":[24],"Manchester":[26],"carry":[27],"look-ahead":[28],"(MCLA)":[29],"designed":[31],"in":[32,56],"0.18":[34],"/spl":[35],"mu/m":[36],"technology,":[38],"the":[39,42,48,57,63,66,76,82],"one":[40,64],"with":[47,81],"DB":[49,67,83],"shows":[51],"1.42":[53],"times":[54],"improvement":[55],"speed":[58],"performance":[59],"as":[60],"compared":[61],"to":[62],"without":[65],"technique.":[68],"Even":[69],"supply":[72],"voltage":[73],"of":[74],"0.8V,":[75],"is":[85],"still":[86],"advantageous.":[87]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}