{"id":"https://openalex.org/W1781660856","doi":"https://doi.org/10.1109/iscas.2003.1206307","title":"Comparison of synthesized bus and crossbar interconnection architectures","display_name":"Comparison of synthesized bus and crossbar interconnection architectures","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1781660856","doi":"https://doi.org/10.1109/iscas.2003.1206307","mag":"1781660856"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109894961","display_name":"Veeti Lahtinen","orcid":null},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"V. Lahtinen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078390067","display_name":"Erno Salminen","orcid":null},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"E. Salminen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010907476","display_name":"Kimmo Kuusilinna","orcid":null},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"K. Kuusilinna","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I150589677","display_name":"Tampere University of Applied Sciences","ror":"https://ror.org/00bwtjf83","country_code":"FI","type":"education","lineage":["https://openalex.org/I150589677"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T. Hamalainen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Inst, of Digital & Comput. Syst., Tampere Univ. of Technol., Finland","institution_ids":["https://openalex.org/I150589677"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7393,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.87649176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"433"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9671783447265625},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7984203100204468},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7609070539474487},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7149766087532043},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5917614698410034},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4868552088737488},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.438377320766449},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4135342836380005},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.4116533398628235},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.38869258761405945},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3445735573768616},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2627526521682739},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.12175384163856506},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1001596748828888},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08512517809867859}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9671783447265625},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7984203100204468},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7609070539474487},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7149766087532043},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5917614698410034},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4868552088737488},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.438377320766449},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4135342836380005},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.4116533398628235},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.38869258761405945},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3445735573768616},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2627526521682739},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.12175384163856506},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1001596748828888},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08512517809867859}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W2008186280","https://openalex.org/W2025442219","https://openalex.org/W2027870157","https://openalex.org/W2106399723","https://openalex.org/W2128928505","https://openalex.org/W6652531562"],"related_works":["https://openalex.org/W2145932742","https://openalex.org/W2554791727","https://openalex.org/W1874409533","https://openalex.org/W2081032080","https://openalex.org/W4297664933","https://openalex.org/W2145017421","https://openalex.org/W2134733504","https://openalex.org/W2068476500","https://openalex.org/W2765822612","https://openalex.org/W2144460576"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24,56,74,119,125],"modular":[4],"way":[5],"to":[6,112],"synthesize":[7],"on-chip":[8],"interconnection":[9,58,103],"architectures":[10],"for":[11,64],"very":[12],"large":[13,133],"scale":[14],"integrated":[15],"(VLSI)":[16],"systems":[17],"using":[18],"generic":[19],"components.":[20],"The":[21,79,94,136],"components":[22],"use":[23],"standard":[25],"interface":[26],"and,":[27],"therefore,":[28],"the":[29,32,39,46,82,89,92,99,122,139],"functionality":[30],"of":[31,45,81,91,124,138],"system":[33],"can":[34,76],"be":[35,77,86,113],"designed":[36],"separately":[37],"from":[38,42],"architecture.":[40],"Examples":[41],"different":[43],"ends":[44],"performance":[47],"and":[48,105],"cost":[49],"spectrum":[50],"are":[51,71,102],"presented.":[52],"A":[53,107],"bus":[54,108],"is":[55,60,110,127,143],"simple":[57],"that":[59],"still":[61],"powerful":[62],"enough":[63],"many":[65],"applications.":[66],"When":[67],"larger":[68],"transmission":[69],"bandwidths":[70],"needed,":[72],"also":[73],"crossbar":[75,120,126,142],"considered.":[78],"choice":[80],"utilized":[83],"network":[84,109],"should":[85],"based":[87],"on":[88],"requirements":[90],"application.":[93],"most":[95],"important":[96],"metrics":[97],"helping":[98],"decision":[100],"process":[101],"area":[104,117],"throughput.":[106],"found":[111],"considerably":[114],"smaller":[115],"in":[116,132],"than":[118],"but":[121],"throughput":[123,137],"over":[128],"two":[129],"times":[130],"higher":[131],"data":[134],"transfers.":[135],"examined":[140],"complex":[141],"mainly":[144],"bounded":[145],"by":[146],"arbitration":[147],"latencies.":[148]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}