{"id":"https://openalex.org/W1593935583","doi":"https://doi.org/10.1109/iscas.2003.1206281","title":"Synthesizing checkers for on-line verification of System-on-Chip designs","display_name":"Synthesizing checkers for on-line verification of System-on-Chip designs","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1593935583","doi":"https://doi.org/10.1109/iscas.2003.1206281","mag":"1593935583"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206281","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"R. Drechsler","raw_affiliation_strings":["Institute of Computer Science, University of Brethemen, Bremen, Germany","Inst. of Comput. Sci., Bremen Univ., Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Brethemen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Inst. of Comput. Sci., Bremen Univ., Germany#TAB#","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5071742136"],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":2.3309,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.8810202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"748"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7155951857566833},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5838045477867126},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5549347400665283},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5066083669662476},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44685816764831543},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09313777089118958},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06468623876571655}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7155951857566833},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5838045477867126},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5549347400665283},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5066083669662476},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44685816764831543},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09313777089118958},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06468623876571655},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2003.1206281","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206281","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.12.9011","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.9011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.informatik.uni-bremen.de/agra/public/Paper/checker_synthesis.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W21388859","https://openalex.org/W65213761","https://openalex.org/W1511234963","https://openalex.org/W1532280479","https://openalex.org/W1885706698","https://openalex.org/W1981409766","https://openalex.org/W2024148935","https://openalex.org/W2034476614","https://openalex.org/W2110737535","https://openalex.org/W2112134383","https://openalex.org/W2115294662","https://openalex.org/W2117883771","https://openalex.org/W2129938370","https://openalex.org/W2146524949","https://openalex.org/W4244102356","https://openalex.org/W6600868542","https://openalex.org/W6630742994","https://openalex.org/W6631756718","https://openalex.org/W6656308666"],"related_works":["https://openalex.org/W2382679704","https://openalex.org/W2017236304","https://openalex.org/W2140048897","https://openalex.org/W2187686360","https://openalex.org/W2595611087","https://openalex.org/W2412495515","https://openalex.org/W2168400450","https://openalex.org/W2383044538","https://openalex.org/W2377720580","https://openalex.org/W2145333342"],"abstract_inverted_index":{"In":[0,50],"modern":[1],"System-on-Chip":[2],"(SoC)":[3],"designs":[4,16],"verification":[5,72,79,85],"becomes":[6,23,36],"the":[7,30,71,84,112,115],"major":[8],"bottleneck.":[9],"Since":[10],"by":[11],"using":[12],"state-of-the-art":[13],"techniques":[14],"complete":[15],"cannot":[17],"be":[18,95],"fully":[19],"formally":[20],"verified,":[21],"it":[22],"more":[24,26,38],"and":[25,64,97],"important":[27],"to":[28,60],"check":[29,106],"correct":[31],"behaviour":[32],"during":[33,45],"operation.":[34],"This":[35,74],"even":[37],"significant":[39],"in":[40,70],"systems":[41],"that":[42,58,66,92],"are":[43],"changed":[44],"lifetime,":[46],"like":[47],"re-configurable":[48],"systems.":[49],"this":[51],"paper":[52],"we":[53],"present":[54],"a":[55,87,99],"hardware":[56,86],"extension":[57],"allows":[59,75],"efficiently":[61],"synthesize":[62],"checkers":[63],"properties":[65],"have":[67],"been":[68],"used":[69],"process.":[73],"for":[76],"an":[77],"on-line":[78,105],"of":[80,114],"SoC":[81],"designs.":[82],"For":[83],"regular":[88],"layout":[89],"is":[90],"discussed":[91],"can":[93],"easily":[94],"synthesized":[96],"has":[98,107],"very":[100],"low":[101],"area":[102],"overhead.":[103],"The":[104],"(nearly)":[108],"no":[109],"effect":[110],"on":[111],"delay":[113],"considered":[116],"chip.":[117]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}