{"id":"https://openalex.org/W1877294627","doi":"https://doi.org/10.1109/iscas.2003.1206257","title":"No-race charge recycling complementary pass transistor logic (NCRCPL) for low power applications","display_name":"No-race charge recycling complementary pass transistor logic (NCRCPL) for low power applications","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1877294627","doi":"https://doi.org/10.1109/iscas.2003.1206257","mag":"1877294627"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079810808","display_name":"A. Abbasian","orcid":"https://orcid.org/0000-0002-9302-361X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Abbasian","raw_affiliation_strings":["IC Design Laboratory, Electrical and Computer Engineering Department, University of Tehran, Tehran, Iran","Electr. & Comput. Eng. Dept, Tehran Univ., Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design Laboratory, Electrical and Computer Engineering Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept, Tehran Univ., Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047719857","display_name":"Seid Hadi Rasouli","orcid":"https://orcid.org/0009-0005-6159-9496"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S. Rasouli","raw_affiliation_strings":["IC Design Laboratory, Electrical and Computer Engineering Department, University of Tehran, Tehran, Iran","Electr. & Comput. Eng. Dept, Tehran Univ., Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design Laboratory, Electrical and Computer Engineering Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept, Tehran Univ., Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-Kusha","raw_affiliation_strings":["IC Design Laboratory, Electrical and Computer Engineering Department, University of Tehran, Tehran, Iran","Electr. & Comput. Eng. Dept, Tehran Univ., Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design Laboratory, Electrical and Computer Engineering Department, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept, Tehran Univ., Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040401289","display_name":"Mehrdad Nourani","orcid":"https://orcid.org/0000-0001-5077-4424"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Nourani","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas, Dallas, Dallas, USA","Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas, Dallas, Dallas, USA","institution_ids":[]},{"raw_affiliation_string":"Electrical Engineering","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6786148548126221},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6468143463134766},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6441575288772583},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5921885371208191},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5688410997390747},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5208742618560791},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.48523664474487305},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4685802161693573},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45932599902153015},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.44674643874168396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44666677713394165},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44177955389022827},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3504563570022583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30805909633636475},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.210246741771698},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17601323127746582},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10835152864456177},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09191513061523438}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6786148548126221},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6468143463134766},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6441575288772583},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5921885371208191},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5688410997390747},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5208742618560791},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.48523664474487305},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4685802161693573},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45932599902153015},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.44674643874168396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44666677713394165},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44177955389022827},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3504563570022583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30805909633636475},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.210246741771698},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17601323127746582},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10835152864456177},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09191513061523438},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1585996296","https://openalex.org/W2000260960","https://openalex.org/W2041767925","https://openalex.org/W2121820643","https://openalex.org/W2170619886","https://openalex.org/W6685057979"],"related_works":["https://openalex.org/W2186697267","https://openalex.org/W2168324060","https://openalex.org/W2029162371","https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2526300902","https://openalex.org/W1553855433","https://openalex.org/W2170504327","https://openalex.org/W1827076955","https://openalex.org/W2066280488"],"abstract_inverted_index":{"A":[0],"novel":[1],"logic":[2,11,30],"family":[3],"called":[4],"no-race":[5],"charge":[6,34],"recycling":[7],"complementary":[8],"pass":[9],"transistor":[10],"(NCRCPL)":[12],"has":[13,37],"been":[14],"proposed":[15],"and":[16,85],"analyzed.":[17],"NCRCPL":[18,52],"consumes":[19],"less":[20],"power":[21],"with":[22],"smaller":[23],"delay":[24],"compared":[25],"to":[26,44,54],"the":[27,61,64,74],"previously":[28],"reported":[29],"families":[31],"based":[32],"on":[33],"recycling.":[35],"It":[36],"an":[38],"additional":[39],"benefit":[40],"of":[41,57,66],"reduced":[42],"sensitivity":[43],"signal":[45],"skew.":[46],"Using":[47],"a":[48,58,80,86],"new":[49],"regenerator":[50],"in":[51,60,73],"leads":[53],"complete":[55],"elimination":[56],"controller":[59],"circuit,":[62],"hence":[63],"number":[65],"transistors":[67],"was":[68],"greatly":[69],"reduced.":[70],"Considerable":[71],"improvements":[72],"parameters":[75],"are":[76],"confirmed":[77],"by":[78],"simulating":[79],"two":[81],"input":[82],"NAND":[83],"gate":[84],"full":[87],"adder":[88],"using":[89],"similar":[90],"styles.":[91]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}