{"id":"https://openalex.org/W1903223393","doi":"https://doi.org/10.1109/iscas.2003.1206244","title":"Algorithms for analog VLSI 2D stack generation and block merging","display_name":"Algorithms for analog VLSI 2D stack generation and block merging","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1903223393","doi":"https://doi.org/10.1109/iscas.2003.1206244","mag":"1903223393"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100448645","display_name":"Rui Liu","orcid":"https://orcid.org/0000-0003-3412-8953"},"institutions":[{"id":"https://openalex.org/I4210128818","display_name":"Institute of Software","ror":"https://ror.org/033dfsn42","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210128818"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Rui Liu","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Institute of Software, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Institute of Software, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210128818"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110158438","display_name":"Sheqin Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheqin Dong","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112445219","display_name":"Di Long","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Di Long","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100886059","display_name":"Jun Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Jun Gu","raw_affiliation_strings":["Department of Computer Science, University of Hong Kong, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I889458895"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100448645"],"corresponding_institution_ids":["https://openalex.org/I4210128818","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.6955,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69945203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"716"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7734507322311401},{"id":"https://openalex.org/keywords/eulerian-path","display_name":"Eulerian path","score":0.745162308216095},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.718381404876709},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5961849689483643},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5765573382377625},{"id":"https://openalex.org/keywords/centroid","display_name":"Centroid","score":0.5234200954437256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5143536329269409},{"id":"https://openalex.org/keywords/symmetry","display_name":"Symmetry (geometry)","score":0.5119884610176086},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4612419009208679},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4366218149662018},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43225014209747314},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3667793273925781},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31906235218048096},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.28853875398635864},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.21490150690078735},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.14243632555007935},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09067049622535706},{"id":"https://openalex.org/keywords/pure-mathematics","display_name":"Pure mathematics","score":0.0853099524974823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.0852004885673523}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7734507322311401},{"id":"https://openalex.org/C43058520","wikidata":"https://www.wikidata.org/wiki/Q624580","display_name":"Eulerian path","level":3,"score":0.745162308216095},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.718381404876709},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5961849689483643},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5765573382377625},{"id":"https://openalex.org/C146599234","wikidata":"https://www.wikidata.org/wiki/Q511093","display_name":"Centroid","level":2,"score":0.5234200954437256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5143536329269409},{"id":"https://openalex.org/C2779886137","wikidata":"https://www.wikidata.org/wiki/Q21030012","display_name":"Symmetry (geometry)","level":2,"score":0.5119884610176086},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4612419009208679},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4366218149662018},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43225014209747314},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3667793273925781},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31906235218048096},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.28853875398635864},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.21490150690078735},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.14243632555007935},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09067049622535706},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0853099524974823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0852004885673523},{"id":"https://openalex.org/C53469067","wikidata":"https://www.wikidata.org/wiki/Q505735","display_name":"Lagrangian","level":2,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1537352836","https://openalex.org/W2109403186","https://openalex.org/W2119319474","https://openalex.org/W2138129013","https://openalex.org/W2146519106","https://openalex.org/W2147950839","https://openalex.org/W2154462472","https://openalex.org/W2183818103","https://openalex.org/W4236375141","https://openalex.org/W6632228782","https://openalex.org/W6817819121"],"related_works":["https://openalex.org/W2381926679","https://openalex.org/W2007009951","https://openalex.org/W2082644203","https://openalex.org/W4366835705","https://openalex.org/W2350539780","https://openalex.org/W3165040664","https://openalex.org/W2034363746","https://openalex.org/W3122652148","https://openalex.org/W2380576232","https://openalex.org/W1583866266"],"abstract_inverted_index":{"In":[0,18],"analog":[1,23],"VLSI":[2,24],"design,":[3],"2-axial":[4,25,62,72],"symmetry":[5,26,63],"stack":[6,27,64],"and":[7,15,28,43,61,74],"block":[8,29,92],"merging":[9,30,77,93],"are":[10,31,66,71],"critical":[11],"for":[12,22,53,89],"mismatch":[13],"minimization":[14],"parasitic":[16],"control.":[17],"this":[19],"paper,":[20],"algorithms":[21],"described.":[32],"We":[33],"get":[34],"several":[35],"theory":[36],"results":[37,98],"by":[38],"studying":[39],"symmetric":[40,44,57,73],"Eulerian":[41,45,58],"graph":[42],"trail.":[46],"Based":[47],"on":[48],"those,":[49],"an":[50],"O(n)":[51],"algorithm":[52,78],"dummy":[54],"transistor":[55],"insertion,":[56],"trail":[59],"construction":[60,65],"developed.":[67],"The":[68],"generated":[69],"stacks":[70],"common-centroid.":[75],"Block":[76],"is":[79,82,95],"described,":[80],"which":[81],"essentially":[83],"independent":[84],"to":[85],"topological":[86],"representation.":[87],"Formula":[88],"calculating":[90],"maximum":[91],"distance":[94],"given.":[96],"Experimental":[97],"show":[99],"effectiveness":[100],"of":[101],"our":[102],"algorithms.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}