{"id":"https://openalex.org/W1909454787","doi":"https://doi.org/10.1109/iscas.2003.1206224","title":"Automatic analog layout retargeting for new processes and device sizes","display_name":"Automatic analog layout retargeting for new processes and device sizes","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1909454787","doi":"https://doi.org/10.1109/iscas.2003.1206224","mag":"1909454787"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109187250","display_name":"N. Jangkrajarng","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Jangkrajarng","raw_affiliation_strings":["Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085486359","display_name":"Sambuddha Bhattacharya","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Bhattacharya","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington Seattle, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington Seattle, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024541643","display_name":"Roy Hartono","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Hartono","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036775341","display_name":"C.\u2010J. Richard Shi","orcid":"https://orcid.org/0000-0002-3157-3464"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.-J.R. Shi","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington Seattle, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington Seattle, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":3.8973,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.93202466,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"704"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.837195634841919},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7059282064437866},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6709873676300049},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6644948124885559},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.5761824250221252},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5545870661735535},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5507317185401917},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5349854826927185},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.48899686336517334},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.46358606219291687},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3727843463420868},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2609785795211792},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.22192221879959106},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2142324149608612},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18356546759605408},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1616496741771698},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15366843342781067},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09544327855110168},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08879509568214417}],"concepts":[{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.837195634841919},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7059282064437866},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6709873676300049},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6644948124885559},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5761824250221252},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5545870661735535},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5507317185401917},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5349854826927185},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.48899686336517334},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.46358606219291687},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3727843463420868},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2609785795211792},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.22192221879959106},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2142324149608612},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18356546759605408},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1616496741771698},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15366843342781067},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09544327855110168},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08879509568214417},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2002330922","https://openalex.org/W2076596758","https://openalex.org/W2148922432","https://openalex.org/W2168434895","https://openalex.org/W2752885492","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W2123992435","https://openalex.org/W2091329789","https://openalex.org/W583900352","https://openalex.org/W1873584906","https://openalex.org/W2357425846","https://openalex.org/W1993861866","https://openalex.org/W2038193917","https://openalex.org/W4244378213","https://openalex.org/W2141750279","https://openalex.org/W4244670741"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"automatic":[4],"analog":[5,30,72],"layout":[6,14,31,35,44],"resizing":[7],"tool":[8,26,56],"that":[9],"can":[10],"generate":[11],"a":[12,48],"new":[13],"incorporating":[15],"the":[16,21,29,42],"target":[17,22],"technology":[18],"process":[19,86],"and":[20,37,39,52,66],"transistor":[23,64],"sizes.":[24],"The":[25,55],"automatically":[27],"preserves":[28],"integrity":[32],"by":[33],"extracting":[34],"symmetry":[36],"matching,":[38],"then":[40],"solving":[41],"constrained":[43],"generation":[45],"problem":[46],"using":[47],"combined":[49],"linear":[50],"programming":[51],"graph-theoretic":[53],"approach.":[54],"has":[57],"been":[58],"applied":[59],"successfully":[60],"to":[61,67,80,90],"integrate":[62],"specified":[63],"sizes":[65],"migrate":[68],"layouts":[69],"for":[70],"various":[71],"designs":[73],"from":[74],"TSMC":[75,81],"0.25":[76],"/spl":[77,83],"mu/m":[78,84],"CMOS":[79,85],"0.18":[82],"with":[87],"comparable":[88],"performances":[89],"re-design.":[91]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}