{"id":"https://openalex.org/W1808992108","doi":"https://doi.org/10.1109/iscas.2003.1206212","title":"About the performances of the Advanced Encryption Standard in embedded systems with cache memory","display_name":"About the performances of the Advanced Encryption Standard in embedded systems with cache memory","publication_year":2003,"publication_date":"2003-11-21","ids":{"openalex":"https://openalex.org/W1808992108","doi":"https://doi.org/10.1109/iscas.2003.1206212","mag":"1808992108"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021688317","display_name":"Guido Bertoni","orcid":"https://orcid.org/0000-0002-5122-1589"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Bertoni","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Politecnico di Milano Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070048695","display_name":"A. Bircan","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"A. Bircan","raw_affiliation_strings":["ALaRI-Universita della Svizzera Italiana, Lugano, Switzerland","ALaRI - Universita\u2019 della Svizzera Italiana, Lugano, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI-Universita della Svizzera Italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"ALaRI - Universita\u2019 della Svizzera Italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006809009","display_name":"Luca Breveglieri","orcid":"https://orcid.org/0000-0001-5294-6840"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Breveglieri","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Politecnico di Milano, Milan (Italy)#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan (Italy)#TAB#","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075226337","display_name":"Pasqualina Fragneto","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"P. Fragneto","raw_affiliation_strings":["STMicroelectronics, Italy","STMICROELECTRONICS,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMICROELECTRONICS,Italy","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089721220","display_name":"Marco Macchetti","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Macchetti","raw_affiliation_strings":["ALaRI-Universita della Svizzera Italiana, Lugano, Switzerland","ALaRI - Universita\u2019 della Svizzera Italiana, Lugano, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI-Universita della Svizzera Italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"ALaRI - Universita\u2019 della Svizzera Italiana, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Zaccaria","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy","Politecnico di Milano, Milan (Italy)#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan (Italy)#TAB#","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8450418710708618},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.779911994934082},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7603064775466919},{"id":"https://openalex.org/keywords/aes-implementations","display_name":"AES implementations","score":0.7342993021011353},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6932862401008606},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6134577393531799},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5990470051765442},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5963539481163025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.567108690738678},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4124346971511841},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3102540373802185},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2526857554912567},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.09653446078300476}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8450418710708618},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.779911994934082},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7603064775466919},{"id":"https://openalex.org/C46331935","wikidata":"https://www.wikidata.org/wiki/Q4651362","display_name":"AES implementations","level":4,"score":0.7342993021011353},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6932862401008606},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6134577393531799},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5990470051765442},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5963539481163025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.567108690738678},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4124346971511841},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3102540373802185},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2526857554912567},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.09653446078300476}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2003.1206212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/253124","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/253124","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2066670963","https://openalex.org/W2698153239","https://openalex.org/W3147835733","https://openalex.org/W6634547149"],"related_works":["https://openalex.org/W2161048573","https://openalex.org/W4248712873","https://openalex.org/W1703859826","https://openalex.org/W2392288291","https://openalex.org/W2393941228","https://openalex.org/W3208859339","https://openalex.org/W3121248233","https://openalex.org/W2348789984","https://openalex.org/W1982350175","https://openalex.org/W2385743990"],"abstract_inverted_index":{"Modem":[0],"networked":[1],"embedded":[2],"systems":[3],"represent":[4],"a":[5,34,85,176],"growing":[6],"market":[7],"segment":[8],"in":[9,44,53,57,117],"which":[10,79],"security":[11],"is":[12,23,40,82],"becoming":[13,24],"an":[14,103],"essential":[15],"requirement.":[16],"The":[17],"Advanced":[18],"Encryption":[19],"Standard":[20],"(AES)":[21],"specification":[22],"the":[25,54,60,68,71,110,113,118,128,137,151,161,173,195,199,203,206],"default":[26],"choice":[27],"for":[28,66,84,150],"such":[29],"type":[30],"of":[31,38,41,59,62,70,112,121,140,154,198,205],"systems;":[32],"however,":[33],"proper":[35],"software":[36],"implementation":[37,81],"AES":[39,80,115,142,156],"fundamental":[42],"importance":[43],"order":[45],"to":[46,91,106,159],"achieve":[47],"significant":[48,135],"performance.":[49],"Current":[50],"implementations":[51,116,157,201],"presented":[52],"literature":[55],"differ":[56],"terms":[58],"amount":[61],"look-up":[63],"tables":[64],"used":[65,149],"precomputing":[67],"functions":[69],"encryption/decryption":[72],"phase.":[73,165],"This":[74],"raises":[75],"some":[76],"questions":[77],"regarding":[78],"optimal":[83,155],"specific":[86],"system":[87,122],"configuration":[88],"that,":[89],"up":[90],"now,":[92],"has":[93],"been":[94,169],"only":[95],"empirically":[96],"solved.":[97],"In":[98],"this":[99],"work,":[100],"we":[101],"present":[102],"analytical":[104],"model":[105,132],"study":[107],"and":[108,144,158,178,185,202],"evaluate":[109],"performance":[111,139],"possible":[114],"early":[119,152],"phases":[120],"development.":[123],"We":[124],"then":[125],"show":[126],"that":[127],"proposed":[129],"high-level":[130],"timing":[131],"captures,":[133],"with":[134],"accuracy,":[136],"actual":[138],"current":[141],"applications":[143],"thus":[145],"it":[146],"can":[147],"be":[148],"evaluation":[153],"support":[160],"design":[162],"space":[163],"exploration":[164],"Validating":[166],"experiments":[167],"have":[168],"carried":[170],"out":[171],"on":[172],"Lx":[174],"architecture,":[175],"scalable":[177],"customizable":[179],"VLIW":[180],"architecture":[181],"developed":[182],"by":[183],"STMicroelectronics":[184],"HP":[186],"Labs.":[187],"Some":[188],"final":[189],"considerations":[190],"are":[191],"eventually":[192],"reported":[193],"about":[194],"relevant":[196],"characteristics":[197],"analyzed":[200],"role":[204],"cache":[207],"memory.":[208]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}