{"id":"https://openalex.org/W2160043970","doi":"https://doi.org/10.1109/iscas.2003.1206209","title":"A flexible LUT-based carry chain for FPGAs","display_name":"A flexible LUT-based carry chain for FPGAs","publication_year":2003,"publication_date":"2003-11-21","ids":{"openalex":"https://openalex.org/W2160043970","doi":"https://doi.org/10.1109/iscas.2003.1206209","mag":"2160043970"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083656325","display_name":"Andrea Lodi","orcid":"https://orcid.org/0000-0001-9269-633X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"A. Lodi","raw_affiliation_strings":["Advanced Research Center on Electronic Systems, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Advanced Research Center on Electronic Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036265618","display_name":"Claudio Chiesa","orcid":"https://orcid.org/0000-0003-0634-013X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Chiesa","raw_affiliation_strings":["Advanced Research Center on Electronic Systems, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Advanced Research Center on Electronic Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["Advanced Research Center on Electronic Systems, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Advanced Research Center on Electronic Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057024890","display_name":"Mihai Filip TOMA","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Toma","raw_affiliation_strings":["Advanced Research Center on Electronic Systems, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Advanced Research Center on Electronic Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5083656325"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.3529,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66448923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.7392288446426392},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7312735915184021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7106349468231201},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6656060814857483},{"id":"https://openalex.org/keywords/chain","display_name":"Chain (unit)","score":0.6451810598373413},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6316848397254944},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.629355788230896},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6019978523254395},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4462427794933319},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4290214478969574},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42556536197662354},{"id":"https://openalex.org/keywords/tile","display_name":"Tile","score":0.41583654284477234},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41253432631492615},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3597561717033386},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1056462824344635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08792266249656677}],"concepts":[{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.7392288446426392},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7312735915184021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7106349468231201},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6656060814857483},{"id":"https://openalex.org/C199185054","wikidata":"https://www.wikidata.org/wiki/Q552299","display_name":"Chain (unit)","level":2,"score":0.6451810598373413},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6316848397254944},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.629355788230896},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6019978523254395},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4462427794933319},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4290214478969574},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42556536197662354},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.41583654284477234},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41253432631492615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3597561717033386},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1056462824344635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08792266249656677},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2003.1206209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:25716","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/25716/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1574204533","https://openalex.org/W1779546914","https://openalex.org/W1973127083","https://openalex.org/W2096657534","https://openalex.org/W2117493063","https://openalex.org/W2163599210","https://openalex.org/W6637894017"],"related_works":["https://openalex.org/W2075110663","https://openalex.org/W2967107136","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W1910495841","https://openalex.org/W2109236388","https://openalex.org/W2033419648","https://openalex.org/W2059369867","https://openalex.org/W4225135417","https://openalex.org/W2127980940"],"abstract_inverted_index":{"In":[0],"this":[1,63],"paper":[2],"we":[3],"propose":[4],"a":[5,19,68,92],"new":[6],"type":[7],"of":[8,30,46,56,62,71],"carry":[9,86],"chain":[10,32,64,87],"designed":[11,81],"for":[12,83],"FPGAs,":[13],"which":[14],"allows":[15],"good":[16],"performance":[17],"with":[18],"limited":[20],"area":[21],"occupation":[22],"dedicated":[23],"to":[24],"the":[25,37,44,49,54],"chain.":[26],"The":[27,60],"main":[28],"features":[29],"our":[31],"are":[33],"full":[34],"uniformity":[35],"in":[36,48,53],"bidimensional":[38],"tile":[39],"array,":[40],"as":[41,43],"well":[42],"absence":[45],"constraints":[47],"operand":[50],"size":[51],"and":[52],"position":[55],"any":[57],"logic":[58],"resource.":[59],"flexibility":[61],"is":[65],"such":[66],"that":[67],"wide":[69],"class":[70],"functions":[72],"can":[73],"be":[74],"mapped,":[75],"differently":[76],"from":[77],"other":[78],"existing":[79],"solutions":[80],"only":[82],"adders.":[84],"This":[85],"has":[88],"worked":[89],"properly":[90],"on":[91],"test":[93],"chip":[94],"developed":[95],"by":[96],"using":[97],"0.18":[98],"/spl":[99],"mu/m":[100],"CMOS":[101],"STMicroelectronics":[102],"technology.":[103]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}