{"id":"https://openalex.org/W1738282844","doi":"https://doi.org/10.1109/iscas.2003.1206196","title":"Analog IP design flow for SoC applications","display_name":"Analog IP design flow for SoC applications","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1738282844","doi":"https://doi.org/10.1109/iscas.2003.1206196","mag":"1738282844"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206196","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015652252","display_name":"M. Hamour","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Hamour","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada","British Columbia University, Vancouver, BC, Canada;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"British Columbia University, Vancouver, BC, Canada;","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111280120","display_name":"R. Saleh","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"R. Saleh","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada","British Columbia University, Vancouver, BC, Canada;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"British Columbia University, Vancouver, BC, Canada;","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049231448","display_name":"Shahriar Mirabbasi","orcid":"https://orcid.org/0000-0001-8852-1633"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Mirabbasi","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada","British Columbia University, Vancouver, BC, Canada;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"British Columbia University, Vancouver, BC, Canada;","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062724257","display_name":"A. Ivanov","orcid":"https://orcid.org/0000-0002-0882-6750"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Ivanov","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada","British Columbia University, Vancouver, BC, Canada;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"British Columbia University, Vancouver, BC, Canada;","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.1623,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.76575058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"676"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6389943361282349},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6354789733886719},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4420585036277771},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.4232128858566284},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3618130087852478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28337958455085754},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06735113263130188}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6389943361282349},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6354789733886719},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4420585036277771},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4232128858566284},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3618130087852478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28337958455085754},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06735113263130188},{"id":"https://openalex.org/C57879066","wikidata":"https://www.wikidata.org/wiki/Q41217","display_name":"Mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206196","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206196","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1687690882","https://openalex.org/W1986698883","https://openalex.org/W1991176534","https://openalex.org/W2011269482","https://openalex.org/W2097268763","https://openalex.org/W2100128641","https://openalex.org/W2103018069","https://openalex.org/W2111303689","https://openalex.org/W2123843480","https://openalex.org/W2126589469","https://openalex.org/W2141776905","https://openalex.org/W2162964517","https://openalex.org/W2163739708","https://openalex.org/W2501279822","https://openalex.org/W2563688906","https://openalex.org/W6678581545","https://openalex.org/W6723717987"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W1631753024","https://openalex.org/W2004325343","https://openalex.org/W2138022277","https://openalex.org/W2120424507","https://openalex.org/W63276784","https://openalex.org/W2533212402","https://openalex.org/W2592133661","https://openalex.org/W2059530328"],"abstract_inverted_index":{"The":[0,78],"analog/mixed-signal":[1],"(AMS)":[2],"portion":[3],"of":[4,27,60,80,97],"the":[5,16,90,94],"IC":[6],"design":[7,66],"process":[8,67,91],"continues":[9],"to":[10,51,88,93],"be":[11],"a":[12,81],"major":[13],"bottleneck,":[14],"slowing":[15],"progress":[17],"towards":[18],"fully":[19],"integrated":[20],"system-on-chip":[21],"(SoC)":[22],"designs.":[23,101],"A":[24,70],"clear":[25],"definition":[26],"reusable":[28],"analog":[29,33,61,75],"IP":[30,34,62,76],"and":[31,49,63],"an":[32,64],"authoring":[35],"flow":[36],"has":[37],"not":[38],"emerged":[39],"as":[40],"yet,":[41],"although":[42],"many":[43],"efforts":[44],"are":[45],"underway":[46],"in":[47,99],"industry":[48],"academia":[50],"establish":[52],"these":[53],"notions.":[54],"In":[55],"this":[56],"work,":[57],"practical":[58],"definitions":[59],"associated":[65],"is":[68,72,86],"proposed":[69],"methodology":[71],"developed":[73],"for":[74],"hardening.":[77],"VCO":[79],"phase":[82],"locked":[83],"loop":[84],"(PLL)":[85],"chosen":[87],"illustrate":[89],"due":[92],"increasing":[95],"importance":[96],"PLLs":[98],"SoC":[100]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}