{"id":"https://openalex.org/W1891194142","doi":"https://doi.org/10.1109/iscas.2003.1206183","title":"Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis","display_name":"Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1891194142","doi":"https://doi.org/10.1109/iscas.2003.1206183","mag":"1891194142"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085486359","display_name":"Sambuddha Bhattacharya","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Bhattacharya","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036775341","display_name":"C.\u2010J. Richard Shi","orcid":"https://orcid.org/0000-0002-3157-3464"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.-J.R. Shi","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":1.2923,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7806156,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"660"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5881549715995789},{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.5402606725692749},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5011806488037109},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48887866735458374},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.48129263520240784},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4777328670024872},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.47032129764556885},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44335585832595825},{"id":"https://openalex.org/keywords/algebraic-number","display_name":"Algebraic number","score":0.42525508999824524},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4199715256690979},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36591440439224243},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.35197117924690247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31773918867111206},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2982843518257141},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1274835467338562},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11380743980407715}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5881549715995789},{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.5402606725692749},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5011806488037109},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48887866735458374},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.48129263520240784},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4777328670024872},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.47032129764556885},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44335585832595825},{"id":"https://openalex.org/C9376300","wikidata":"https://www.wikidata.org/wiki/Q168817","display_name":"Algebraic number","level":2,"score":0.42525508999824524},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4199715256690979},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36591440439224243},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35197117924690247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31773918867111206},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2982843518257141},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1274835467338562},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11380743980407715},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1984588379","https://openalex.org/W2017797548","https://openalex.org/W2097913753","https://openalex.org/W2123692429","https://openalex.org/W2144591199","https://openalex.org/W2144633290","https://openalex.org/W2163626738","https://openalex.org/W2164540960","https://openalex.org/W6681469618"],"related_works":["https://openalex.org/W1936629927","https://openalex.org/W2157200699","https://openalex.org/W2165747555","https://openalex.org/W1939541994","https://openalex.org/W1552215787","https://openalex.org/W2035391127","https://openalex.org/W2167535420","https://openalex.org/W2146920875","https://openalex.org/W2042127249","https://openalex.org/W2246960060"],"abstract_inverted_index":{"Accurate":[0],"estimation":[1,18],"of":[2,9,24,44,70],"delay":[3,17,46,63],"in":[4,12,22,47,68],"logic-stages":[5,29],"and":[6,30,79,87],"interconnects":[7],"is":[8,66],"utmost":[10],"importance":[11],"digital":[13,91],"VLSI":[14,92],"design.":[15],"Conventional":[16],"techniques":[19],"are":[20],"numeric":[21],"terms":[23,69],"design":[25],"parameters":[26],"for":[27],"both":[28],"interconnect":[31,52,80],"trees":[32],"driven":[33],"by":[34,51],"them.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39],"present":[40],"a":[41,60],"symbolic":[42,67],"method":[43,58,83],"computing":[45],"logic":[48,73],"stages":[49],"followed":[50],"trees.":[53],"For":[54],"each":[55],"stage,":[56],"our":[57],"provides":[59],"single":[61],"analytic":[62],"expression":[64],"that":[65],"all":[71],"input":[72],"assignments":[74],"as":[75,77],"well":[76],"transistor":[78],"parameters.":[81],"The":[82],"has":[84],"been":[85],"implemented":[86],"validated":[88],"on":[89],"modern":[90],"technologies.":[93]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}