{"id":"https://openalex.org/W2163670776","doi":"https://doi.org/10.1109/iscas.2003.1206153","title":"High level accuracy loss estimates for a class of analog/digital systems","display_name":"High level accuracy loss estimates for a class of analog/digital systems","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W2163670776","doi":"https://doi.org/10.1109/iscas.2003.1206153","mag":"2163670776"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005003786","display_name":"Cesare Alippi","orcid":"https://orcid.org/0000-0003-3819-0025"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"C. Alippi","raw_affiliation_strings":["DEI, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075790940","display_name":"Marco Stellini","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Stellini","raw_affiliation_strings":["DEI, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"DEI, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5005003786"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2439357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"600"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6897116899490356},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6382116675376892},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.5370498895645142},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5043247938156128},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.47715896368026733},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4744376242160797},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.4444969594478607},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.4330947697162628},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41789379715919495},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26939165592193604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1632097065448761},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15841859579086304},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10900899767875671}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6897116899490356},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6382116675376892},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.5370498895645142},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5043247938156128},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.47715896368026733},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4744376242160797},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.4444969594478607},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.4330947697162628},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41789379715919495},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26939165592193604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1632097065448761},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15841859579086304},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10900899767875671},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2003.1206153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/266209","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/266209","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W145104894","https://openalex.org/W1563736811","https://openalex.org/W2056629325","https://openalex.org/W2098424179"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W4327521644","https://openalex.org/W2978884468","https://openalex.org/W2168413811","https://openalex.org/W2005846134","https://openalex.org/W2369237035","https://openalex.org/W2948041274","https://openalex.org/W2165986314","https://openalex.org/W2073634370","https://openalex.org/W2387393571"],"abstract_inverted_index":{"The":[0,77],"paper":[1],"perfects":[2],"and":[3,31,50,68,97],"adapts":[4],"Alippi's":[5],"methodology":[6],"(2002)":[7],"to":[8,37,52,63],"estimate":[9],"the":[10,28,38,53,70,75,80],"performance":[11,54],"degradation":[12],"of":[13,33,79],"an":[14,58,92,95],"application":[15],"being":[16],"implemented":[17],"in":[18],"a":[19,65,87,98],"mixed":[20],"analog/digital":[21],"technology.":[22],"Finite":[23],"precision":[24],"representations,":[25],"deviations":[26],"from":[27],"reference":[29],"computation":[30],"fluctuations":[32],"physical":[34],"parameters":[35],"due":[36],"production":[39],"process":[40],"for":[41],"passive":[42],"components":[43],"are":[44],"suitably":[45],"abstracted":[46],"by":[47],"implementation-related":[48],"perturbations":[49],"associated":[51],"loss":[55],"index.":[56],"Such":[57],"index":[59],"can":[60],"be":[61],"used":[62],"validate":[64],"candidate":[66],"solution":[67],"identify":[69],"most":[71],"sensitive":[72],"modules":[73],"composing":[74],"circuit/system.":[76],"effectiveness":[78],"high":[81],"level":[82],"approach":[83],"is":[84],"shown":[85],"on":[86],"nontrivial":[88],"embedded":[89],"system":[90],"comprising":[91],"analog":[93],"filter,":[94],"ADC":[96],"digital":[99],"FFT":[100],"module.":[101]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}