{"id":"https://openalex.org/W1859335485","doi":"https://doi.org/10.1109/iscas.2003.1206097","title":"SONICmole: a debugging environment for the UltraSONIC reconfigurable computer","display_name":"SONICmole: a debugging environment for the UltraSONIC reconfigurable computer","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1859335485","doi":"https://doi.org/10.1109/iscas.2003.1206097","mag":"1859335485"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075960442","display_name":"Theerayod Wiangtong","orcid":"https://orcid.org/0000-0002-9836-785X"},"institutions":[{"id":"https://openalex.org/I4322889","display_name":"Mahanakorn University of Technology","ror":"https://ror.org/05qebwp08","country_code":"TH","type":"education","lineage":["https://openalex.org/I4322889"]}],"countries":["TH"],"is_corresponding":true,"raw_author_name":"Wiangtong","raw_affiliation_strings":["Electronic Department, Mahanakorn University of Technology, Bangkok, Thailand"],"affiliations":[{"raw_affiliation_string":"Electronic Department, Mahanakorn University of Technology, Bangkok, Thailand","institution_ids":["https://openalex.org/I4322889"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110223896","display_name":"Chun Te Ewe","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"C.T. Ewe","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College, London, England"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College, London, England","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P.Y.K. Cheung","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College, London, England"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College, London, England","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075960442"],"corresponding_institution_ids":["https://openalex.org/I4322889"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5190453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"II","last_page":"808"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8658159971237183},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7483142018318176},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.747276246547699},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7002013921737671},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.5817899703979492},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.558119535446167},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4984090328216553},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44419628381729126},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4278469979763031},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3562204837799072},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14381548762321472}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8658159971237183},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7483142018318176},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.747276246547699},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7002013921737671},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.5817899703979492},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.558119535446167},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4984090328216553},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44419628381729126},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4278469979763031},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3562204837799072},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14381548762321472}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1541614440","https://openalex.org/W1664168218","https://openalex.org/W2105863864","https://openalex.org/W2161305801"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2366922255","https://openalex.org/W2993910401"],"abstract_inverted_index":{"Reconfigurable":[0],"Computers":[1],"based":[2],"on":[3,21],"a":[4,28,34,57,68,84,98],"combination":[5],"of":[6,67,90,97],"conventional":[7],"microprocessors":[8],"and":[9,76,114],"Field":[10],"Programmable":[11],"Gate":[12],"Arrays":[13],"(FPGAs)":[14],"presents":[15,32],"new":[16],"challenges":[17],"to":[18,110],"designers.":[19],"Debugging":[20],"such":[22,83],"hardware/software":[23,85],"cohabiting":[24],"systems":[25],"can":[26,115],"be":[27,117],"nightmare.":[29],"This":[30],"paper":[31],"SONICmole,":[33],"debugging":[35,54],"environment":[36,55],"designed":[37,45],"for":[38,47,119],"the":[39,65,73,91,111],"UltraSONIC":[40,112],"reconfigurable":[41,121],"computer,":[42],"which":[43],"is":[44,94,107],"specifically":[46],"real-time":[48],"video":[49],"applications.":[50],"The":[51,87,103],"window-based":[52],"integrated":[53],"includes":[56],"hardware":[58,92],"debug":[59],"module":[60,93],"(the":[61],"\"mole\")":[62],"that":[63,81],"performs":[64],"function":[66],"logic":[69],"analyzer,":[70],"embedded":[71],"within":[72],"FPGA":[74],"design,":[75],"an":[77],"easy-to-use":[78],"software":[79],"package":[80],"facilitates":[82],"system.":[86],"resource":[88],"overhead":[89],"only":[95],"4%":[96],"Virtex":[99],"XVC":[100],"1000":[101],"FPGA.":[102],"approach":[104],"reported":[105],"here":[106],"not":[108],"limited":[109],"architecture,":[113],"easily":[116],"modified":[118],"other":[120],"computers.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}