{"id":"https://openalex.org/W1586711087","doi":"https://doi.org/10.1109/iscas.2003.1206087","title":"A high-efficiency reconfigurable digital signal processor for multimedia computing","display_name":"A high-efficiency reconfigurable digital signal processor for multimedia computing","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1586711087","doi":"https://doi.org/10.1109/iscas.2003.1206087","mag":"1586711087"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036114473","display_name":"Li-Hsun Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Li-Hsun Chen","raw_affiliation_strings":["Signal and Media Laboratories, Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Signal and Media Laboratories, Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081916701","display_name":"O.T.-C. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"O.T.-C. Chen","raw_affiliation_strings":["Signal and Media Laboratories, Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Signal and Media Laboratories, Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102059977","display_name":"Ruey-Ling Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ruey-Ling Ma","raw_affiliation_strings":["Computer System Development Department Computer & Communications Research Laboratories, Industrial Technology and Research Institute, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer System Development Department Computer & Communications Research Laboratories, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036114473"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":0.5031,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63429128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"II","last_page":"768"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7469203472137451},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7016305923461914},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6764819622039795},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.579412043094635},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.49964070320129395},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45745623111724854},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.43903931975364685},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.43387535214424133},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40730947256088257},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2917458713054657},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14471817016601562}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7469203472137451},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7016305923461914},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6764819622039795},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.579412043094635},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.49964070320129395},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45745623111724854},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.43903931975364685},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.43387535214424133},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40730947256088257},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2917458713054657},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14471817016601562},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2025787141","https://openalex.org/W2081164456","https://openalex.org/W2107923684","https://openalex.org/W2111095967","https://openalex.org/W2153139780","https://openalex.org/W2168569016","https://openalex.org/W3146150975","https://openalex.org/W3149144981","https://openalex.org/W6793222508"],"related_works":["https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W4239668215","https://openalex.org/W2379636925","https://openalex.org/W2390600871","https://openalex.org/W1927072911"],"abstract_inverted_index":{"In":[0,112],"this":[1],"work,":[2],"a":[3,18,160,165],"high-efficiency":[4,177],"reconfigurable":[5,19,29,42,70,132,154,171],"digital":[6],"signal":[7],"processor":[8],"(DSP)":[9],"that":[10,97,151],"consists":[11],"of":[12,141],"two":[13,61,82],"arithmetic":[14],"logic":[15,67],"units":[16],"and":[17,51,65,93,121,136,144],"computation":[20,30,43,71,142,162],"unit":[21,31,44,72],"is":[22,32,58,147,156],"designed.":[23],"The":[24,40],"design":[25],"methodology":[26],"for":[27,179],"the":[28,36,55,113,116,130,139,152,170],"explored":[33],"based":[34,59],"on":[35,60],"intermediate":[37],"grain":[38],"framework.":[39],"proposed":[41,131,153,173],"includes":[45],"8/spl":[46,117,122],"times/8":[47],"array":[48],"processing":[49,56,101],"elements":[50,102],"interconnection":[52],"paths":[53],"where":[54],"element":[57],"8-bit":[62,95],"ripple":[63],"adders":[64],"simple":[66],"gates.":[68],"This":[69],"can":[73,175],"be":[74],"configured":[75],"to":[76,107,149,158],"perform":[77],"special":[78],"operations":[79],"such":[80],"as":[81],"16/spl":[83],"times/16-bit":[84],"multiplication,":[85],"sixteen":[86,94],"32-bit":[87],"addition/subtraction,":[88],"one":[89],"16-bit":[90],"dot":[91],"product":[92],"absolute":[96],"utilize":[98],"these":[99],"64":[100],"in":[103,129],"different":[104],"connection":[105],"topologies":[106],"increase":[108],"their":[109],"usage":[110],"rates.":[111],"benchmark":[114],"analyses,":[115],"times/8-pixel":[118,123],"motion":[119],"estimation":[120],"discrete":[124],"cosine":[125],"transform":[126],"are":[127],"realized":[128],"DSP,":[133],"TI":[134],"TMS320C64":[135],"MorphoSys.":[137],"Additionally,":[138],"comparison":[140],"performances":[143],"hardware":[145,167],"costs":[146],"performed":[148],"show":[150],"DSP":[155,172],"able":[157],"achieve":[159,176],"higher":[161],"performance":[163],"at":[164],"low":[166],"cost.":[168],"Therefore,":[169],"herein":[174],"computing":[178],"various":[180],"multimedia":[181],"applications.":[182]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}