{"id":"https://openalex.org/W1903477238","doi":"https://doi.org/10.1109/iscas.2003.1206084","title":"Supersystolic arrays on large-scale FPGA structures","display_name":"Supersystolic arrays on large-scale FPGA structures","publication_year":2003,"publication_date":"2003-10-15","ids":{"openalex":"https://openalex.org/W1903477238","doi":"https://doi.org/10.1109/iscas.2003.1206084","mag":"1903477238"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1206084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033891130","display_name":"Surin Kittitornkun","orcid":"https://orcid.org/0000-0001-6535-8108"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. Kittitornkun","raw_affiliation_strings":["Department of Computer Engineering, King Mongkut's Institute of Technology, Bangkok, Thailand","Fac. of Eng., King Mongkut's Inst. of Technol., Bangkok, Thailand"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, King Mongkut's Institute of Technology, Bangkok, Thailand","institution_ids":[]},{"raw_affiliation_string":"Fac. of Eng., King Mongkut's Inst. of Technol., Bangkok, Thailand","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100721274","display_name":"Yu Hen Hu","orcid":"https://orcid.org/0000-0003-3427-0677"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Hen Hu","raw_affiliation_strings":["Department of ECE, University of Wisconsin, Madison, WI, USA","[Dept. of ECE, University of Wisconsin, Madison, WI, USA]"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"[Dept. of ECE, University of Wisconsin, Madison, WI, USA]","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033891130"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08953888,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"II","last_page":"756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10184","display_name":"Plant Molecular Biology Research","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/1110","display_name":"Plant Science"},"field":{"id":"https://openalex.org/fields/11","display_name":"Agricultural and Biological Sciences"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9837999939918518,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8421949744224548},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7661386728286743},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5465670228004456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.545968770980835},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4681069552898407},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43958431482315063},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4362528324127197},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.43463683128356934},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4299558997154236},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.42044296860694885},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3295038342475891},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08425247669219971}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8421949744224548},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7661386728286743},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5465670228004456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.545968770980835},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4681069552898407},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43958431482315063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4362528324127197},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.43463683128356934},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4299558997154236},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.42044296860694885},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3295038342475891},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08425247669219971},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1206084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1206084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2100721111","https://openalex.org/W2100966314","https://openalex.org/W2127375645","https://openalex.org/W2132131635","https://openalex.org/W2144450815","https://openalex.org/W2152580502","https://openalex.org/W2995746888","https://openalex.org/W6685311839"],"related_works":["https://openalex.org/W2014521732","https://openalex.org/W1612076744","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W3012528295","https://openalex.org/W2105249210"],"abstract_inverted_index":{"A":[0],"system-on-a-chip":[1],"with":[2,29],"reconfigurable":[3],"hardware":[4,84],"such":[5],"as":[6],"SRAM-based":[7],"FPGAs":[8,24],"is":[9],"evidently":[10],"suitable":[11],"for":[12],"several":[13],"applications":[14],"on":[15],"wearable":[16],"computers.":[17],"However,":[18],"interconnect":[19],"delay":[20,28],"of":[21,63],"current":[22],"state-of-the-art":[23],"dominates":[25],"the":[26,90],"logic":[27],"relatively":[30],"high":[31],"power":[32],"consumption.":[33],"To":[34],"counterbalance":[35],"these":[36],"two":[37],"problems":[38],"while":[39],"maintaining":[40],"desirable":[41],"performance,":[42],"voltage":[43],"downscaling":[44],"and":[45],"fine-grained":[46],"pipelining":[47,57],"have":[48],"been":[49],"suggested.":[50],"In":[51],"this":[52],"paper,":[53],"we":[54,87],"propose":[55],"a":[56,64,69],"methodology":[58],"to":[59],"utilize":[60],"intra-iteration":[61],"parallelism":[62],"systolic-like":[65],"array":[66],"realized":[67],"in":[68,75],"multi":[70],"million-gate":[71],"FPGA.":[72],"This":[73],"results":[74],"not":[76],"only":[77],"enhanced":[78],"throughput":[79],"but":[80],"also":[81],"much":[82],"higher":[83],"utilization.":[85],"Thus,":[86],"call":[88],"it":[89],"supersystolic":[91],"array.":[92]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}