{"id":"https://openalex.org/W1930573851","doi":"https://doi.org/10.1109/iscas.2003.1205996","title":"Dual clock rate block data parallel architecture [multiprocessor based FIR filter example]","display_name":"Dual clock rate block data parallel architecture [multiprocessor based FIR filter example]","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1930573851","doi":"https://doi.org/10.1109/iscas.2003.1205996","mag":"1930573851"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060434121","display_name":"An-Te Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]},{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"An-Te Deng","raw_affiliation_strings":["High Performance Digital Signal Processing Laboratory, NC State University, Raleigh, USA","Signal Process. Lab., North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"High Performance Digital Signal Processing Laboratory, NC State University, Raleigh, USA","institution_ids":["https://openalex.org/I137902535","https://openalex.org/I4210121626"]},{"raw_affiliation_string":"Signal Process. Lab., North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109243597","display_name":"W.E. Alexander","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]},{"id":"https://openalex.org/I2801313472","display_name":"North Central State College","ror":"https://ror.org/04b6b6f76","country_code":"US","type":"education","lineage":["https://openalex.org/I2801313472"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.E. Alexander","raw_affiliation_strings":["NC State University, Raleigh, NC, USA","Signal Process. Lab., North Carolina State Univ., Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NC State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535","https://openalex.org/I2801313472"]},{"raw_affiliation_string":"Signal Process. Lab., North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14918161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"532"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7491644620895386},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7060713171958923},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7046263813972473},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6476125717163086},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6085565686225891},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5623863339424133},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4813478887081146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4144914448261261},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39559903740882874},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3282722234725952},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1166418194770813},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08613678812980652},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.060017675161361694}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7491644620895386},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7060713171958923},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7046263813972473},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6476125717163086},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6085565686225891},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5623863339424133},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4813478887081146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4144914448261261},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39559903740882874},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3282722234725952},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1166418194770813},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08613678812980652},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.060017675161361694},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1766888123","https://openalex.org/W2102456938","https://openalex.org/W2138509139","https://openalex.org/W2147742006","https://openalex.org/W2478884216","https://openalex.org/W6637883433"],"related_works":["https://openalex.org/W2136583354","https://openalex.org/W2111238207","https://openalex.org/W2760721665","https://openalex.org/W2283291034","https://openalex.org/W2361108168","https://openalex.org/W2371326151","https://openalex.org/W2051367001","https://openalex.org/W2031223288","https://openalex.org/W2114699295","https://openalex.org/W2084925448"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,27,52,62,68,73,86],"multiprocessor":[4,48],"system":[5,49,71],"with":[6,72],"dual":[8,53],"clock":[9,55,94],"rate.":[10],"We":[11,33,66],"used":[12],"the":[13,19,39,42,59,80,97],"block":[14,20,43],"data":[15,21,44],"overlap-save":[16],"algorithm":[17],"and":[18,96],"parallel":[22,45],"architecture":[23,46],"(BDPA)":[24,47],"to":[25,36,58,78],"implement":[26],"two":[28],"dimensional":[29],"(2D)":[30],"FIR":[31],"filter.":[32],"were":[34],"able":[35],"significantly":[37],"improve":[38],"performance":[40,60,88],"of":[41,89],"by":[50],"using":[51,61],"rate":[54,64],"as":[56],"compared":[57],"single":[63],"clock.":[65],"designed":[67],"2D-FIR":[69],"filter":[70],"four":[74],"processor":[75,93,98],"module":[76],"array":[77],"demonstrate":[79],"improvement":[81],"in":[82],"performance.":[83],"It":[84],"had":[85],"throughput":[87],"7.975":[90],"samples":[91],"per":[92],"cycle":[95],"utilization":[99],"was":[100],"78.53%.":[101]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}