{"id":"https://openalex.org/W1915481507","doi":"https://doi.org/10.1109/iscas.2003.1205964","title":"A 1.35 GHz CMOS wideband frequency synthesizer for mobile communications","display_name":"A 1.35 GHz CMOS wideband frequency synthesizer for mobile communications","publication_year":2003,"publication_date":"2003-10-15","ids":{"openalex":"https://openalex.org/W1915481507","doi":"https://doi.org/10.1109/iscas.2003.1205964","mag":"1915481507"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020769233","display_name":"Esdras Juarez-Hernandez","orcid":null},"institutions":[{"id":"https://openalex.org/I721619","display_name":"Benem\u00e9rita Universidad Aut\u00f3noma de Puebla","ror":"https://ror.org/03p2z7827","country_code":"MX","type":"education","lineage":["https://openalex.org/I721619"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"E. Juarez-Hernandez","raw_affiliation_strings":["F.C.E., Benem\u00e9rita Universidad Aut\u00f3noma de Puebia, Puebla, Mexico","F.C.E., Benem\u00e9rita Universidad Aut\u00f3noma de Puebla, Puebla, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"F.C.E., Benem\u00e9rita Universidad Aut\u00f3noma de Puebia, Puebla, Mexico","institution_ids":["https://openalex.org/I721619"]},{"raw_affiliation_string":"F.C.E., Benem\u00e9rita Universidad Aut\u00f3noma de Puebla, Puebla, M\u00e9xico","institution_ids":["https://openalex.org/I721619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001172879","display_name":"Alejandro D\u00edaz\u2010S\u00e1nchez","orcid":"https://orcid.org/0000-0003-4529-6864"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"A. Diaz-Sanchez","raw_affiliation_strings":["Optica y Electr\u00f3nica INAOE, Instituto Nacional de Astrofisica, Tonantzintla, Puebla, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Optica y Electr\u00f3nica INAOE, Instituto Nacional de Astrofisica, Tonantzintla, Puebla, M\u00e9xico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048512860","display_name":"E. Tleio-Cuautle","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Tleio-Cuautle","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.09542045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":"2","issue":null,"first_page":"II","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8088009357452393},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7620377540588379},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.640251100063324},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.63882976770401},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6049807071685791},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6035569906234741},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.591431736946106},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5049853920936584},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47472915053367615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4720383882522583},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41740158200263977},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3288612961769104}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8088009357452393},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7620377540588379},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.640251100063324},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.63882976770401},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6049807071685791},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6035569906234741},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.591431736946106},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5049853920936584},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47472915053367615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4720383882522583},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41740158200263977},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3288612961769104},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321739","display_name":"Consejo Nacional de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/059ex5q34"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2047662418","https://openalex.org/W2104882285","https://openalex.org/W2114561716","https://openalex.org/W2114953806","https://openalex.org/W2126667612","https://openalex.org/W2152965963","https://openalex.org/W2340429540","https://openalex.org/W6682555698"],"related_works":["https://openalex.org/W2474043983","https://openalex.org/W2330020385","https://openalex.org/W2359366503","https://openalex.org/W2078513307","https://openalex.org/W2371350995","https://openalex.org/W2566880546","https://openalex.org/W2161157531","https://openalex.org/W2350523680","https://openalex.org/W2544336511","https://openalex.org/W2110035284"],"abstract_inverted_index":{"The":[0,20],"design":[1],"and":[2,49,69,80,91],"simulation":[3],"of":[4,60],"a":[5,14,26,31,45,50,61,73],"1.35":[6],"GHz":[7],"fully":[8],"integrated":[9],"CMOS":[10],"frequency":[11,90],"synthesizer":[12,22],"for":[13,88],"double":[15],"band":[16],"receiver":[17],"is":[18,23],"presented.":[19],"proposed":[21,85],"based":[24],"on":[25],"wide-band":[27],"PLL":[28],"topology":[29],"with":[30,65],"high.":[32],"reference":[33],"frequency.":[34],"This":[35],"approach":[36],"allows":[37,72],"obtaining":[38],"low":[39,46],"phase":[40],"noise,":[41],"fast":[42],"switching":[43],"time,":[44],"divider":[47],"ratio":[48],"reduction":[51,75],"in":[52,76],"the":[53,58,84],"total":[54],"chip":[55,78],"area.":[56],"Besides,":[57],"use":[59],"novel":[62],"charge-pump,":[63],"circuit":[64],"partial":[66],"positive":[67],"feedback":[68],"current":[70],"reuse":[71],"further":[74],"both":[77],"area":[79],"power":[81],"consumption,":[82],"making":[83],"structure":[86],"suitable":[87],"high":[89],"low-voltage":[92],"phase-locked":[93],"loops.":[94]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}