{"id":"https://openalex.org/W2083256098","doi":"https://doi.org/10.1109/iscas.2003.1205963","title":"A low power 4.3 GHz phase-locked loop with advanced dual-mode tuning technique including I/Q-signal generation in 0.12 \u03bcm standard CMOS","display_name":"A low power 4.3 GHz phase-locked loop with advanced dual-mode tuning technique including I/Q-signal generation in 0.12 \u03bcm standard CMOS","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2083256098","doi":"https://doi.org/10.1109/iscas.2003.1205963","mag":"2083256098"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036265961","display_name":"G. Konstanznig","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"G. Konstanznig","raw_affiliation_strings":["Institute for Communications and Information Engineering, Johannes Kepler University Linz, Linz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Communications and Information Engineering, Johannes Kepler University Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013115524","display_name":"Andreas Springer","orcid":"https://orcid.org/0000-0001-8301-5184"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Springer","raw_affiliation_strings":["Institute for Communications and Information Engineering, Johannes Kepler University Linz, Linz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Communications and Information Engineering, Johannes Kepler University Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111470260","display_name":"R. Weigel","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Weigel","raw_affiliation_strings":["Institute for Electronics Engineering, University of Erlangen-Nuremberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Electronics Engineering, University of Erlangen-Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"II","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7926452159881592},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7391566038131714},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6389340758323669},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5398911237716675},{"id":"https://openalex.org/keywords/umts-frequency-bands","display_name":"UMTS frequency bands","score":0.46660515666007996},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4541153907775879},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4428790807723999},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43193912506103516},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4072411060333252},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3892850875854492},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31809738278388977}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7926452159881592},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7391566038131714},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6389340758323669},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5398911237716675},{"id":"https://openalex.org/C101618186","wikidata":"https://www.wikidata.org/wiki/Q3633928","display_name":"UMTS frequency bands","level":2,"score":0.46660515666007996},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4541153907775879},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4428790807723999},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43193912506103516},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4072411060333252},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3892850875854492},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31809738278388977}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2006092388","https://openalex.org/W2097626902","https://openalex.org/W2136943055","https://openalex.org/W2141310681","https://openalex.org/W2150279044","https://openalex.org/W2200964337","https://openalex.org/W2788760024","https://openalex.org/W2789069188"],"related_works":["https://openalex.org/W3129408886","https://openalex.org/W4233090067","https://openalex.org/W2365946217","https://openalex.org/W1964543336","https://openalex.org/W2368638770","https://openalex.org/W2365449259","https://openalex.org/W2089131288","https://openalex.org/W2057338677","https://openalex.org/W1600405202","https://openalex.org/W2976219355"],"abstract_inverted_index":{"The":[0,26,74,97,111,165],"design":[1],"of":[2,131],"a":[3,12,19,68,104,128,144],"4.3":[4],"GHz":[5,40,43,60],"Integer-N":[6],"(Int-N)":[7],"frequency":[8],"synthesizer":[9],"fabricated":[10],"in":[11,71],"0.12":[13],"/spl":[14],"mu/m":[15],"standard":[16],"CMOS-technology":[17],"for":[18,55,121],"direct":[20],"conversion":[21],"UMTS":[22,57],"receiver":[23],"is":[24,80,90,101,117,141],"reported.":[25],"fully-integrated,":[27],"differential,":[28],"complementary,":[29],"LC-tuned":[30],"voltage":[31],"controlled":[32,91],"oscillator":[33],"(LC-VCO)":[34],"can":[35,156],"be":[36,157,160],"tuned":[37],"from":[38,143],"4.22":[39],"to":[41,50,134,159],"4.34":[42],"with":[44,85,124,171],"400":[45],"kHz":[46],"steps.":[47],"In":[48],"order":[49,114],"support":[51],"QPSK":[52],"modulation":[53],"process":[54],"the":[56,122,139,152],"receive-band":[58],"(2.11":[59],"-":[61],"2.17":[62],"GHz),":[63],"I/Q-signals":[64],"are":[65],"generated":[66],"using":[67],"divide-by-two":[69],"stage":[70],"master-slave":[72],"configuration.":[73],"proposed":[75],"advanced":[76],"dual-mode":[77],"tuning":[78,99],"technique":[79],"based":[81],"on":[82],"digital":[83,95],"coarse-tuning":[84],"subsequent":[86],"analog":[87],"fine-tuning.":[88],"Coarse-tuning":[89],"by":[92,103],"an":[93],"additional":[94],"logic.":[96],"latter":[98],"phase":[100],"done":[102],"conventional":[105],"charge":[106],"pump":[107],"phase-locked":[108],"loop":[109,115],"(PLL).":[110],"2/sup":[112],"nd/":[113],"filter":[116],"realized":[118],"off-chip.":[119],"Except":[120],"VCO":[123],"2.3":[125],"V":[126,146],"and":[127],"current":[129],"consumption":[130,155,168],"2":[132],"mA":[133],"achieve":[135],"higher":[136],"output":[137],"swing,":[138],"system":[140],"biased":[142],"1.5":[145],"supply":[147],"consuming":[148],"8":[149],"mA.":[150],"Thus,":[151],"overall":[153],"power":[154,167],"stated":[158],"less":[161],"than":[162],"17":[163],"mW.":[164],"low":[166],"compares":[169],"favorable":[170],"previously":[172],"published":[173],"synthesizers.":[174]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}