{"id":"https://openalex.org/W1949954830","doi":"https://doi.org/10.1109/iscas.2003.1205956","title":"A novel ACS scheme for area-efficient Viterbi decoders","display_name":"A novel ACS scheme for area-efficient Viterbi decoders","publication_year":2003,"publication_date":"2003-10-15","ids":{"openalex":"https://openalex.org/W1949954830","doi":"https://doi.org/10.1109/iscas.2003.1205956","mag":"1949954830"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004053740","display_name":"Ying Zhu","orcid":"https://orcid.org/0000-0003-3738-598X"},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Y. Zhu","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Dept. of Electron. & Electr. Eng., Univ. of Sheffield, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Univ. of Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101527667","display_name":"Mohammed Benaissa","orcid":"https://orcid.org/0000-0001-7524-9116"},"institutions":[{"id":"https://openalex.org/I91136226","display_name":"University of Sheffield","ror":"https://ror.org/05krs5044","country_code":"GB","type":"education","lineage":["https://openalex.org/I91136226"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M. Benaissa","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","Dept. of Electron. & Electr. Eng., Univ. of Sheffield, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, University of Sheffield, Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Univ. of Sheffield, UK","institution_ids":["https://openalex.org/I91136226"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004053740"],"corresponding_institution_ids":["https://openalex.org/I91136226"],"apc_list":null,"apc_paid":null,"fwci":1.0432,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76284438,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"II","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.9013134837150574},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.8353786468505859},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8317751884460449},{"id":"https://openalex.org/keywords/soft-output-viterbi-algorithm","display_name":"Soft output Viterbi algorithm","score":0.756833553314209},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7107688784599304},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7014498710632324},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.48965030908584595},{"id":"https://openalex.org/keywords/iterative-viterbi-decoding","display_name":"Iterative Viterbi decoding","score":0.4589328467845917},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.45647886395454407},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4289151430130005},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4115579426288605},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.366308331489563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3605378568172455},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17748385667800903},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.16991007328033447}],"concepts":[{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.9013134837150574},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.8353786468505859},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8317751884460449},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.756833553314209},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7107688784599304},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7014498710632324},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.48965030908584595},{"id":"https://openalex.org/C113638808","wikidata":"https://www.wikidata.org/wiki/Q6094410","display_name":"Iterative Viterbi decoding","level":5,"score":0.4589328467845917},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.45647886395454407},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4289151430130005},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4115579426288605},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.366308331489563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3605378568172455},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17748385667800903},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.16991007328033447},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1614137482","https://openalex.org/W1988556226","https://openalex.org/W2104256969","https://openalex.org/W2121123960","https://openalex.org/W2142384583","https://openalex.org/W2148322336","https://openalex.org/W2169527813"],"related_works":["https://openalex.org/W2143297499","https://openalex.org/W1915619113","https://openalex.org/W3096277017","https://openalex.org/W2544568790","https://openalex.org/W2790444905","https://openalex.org/W4232476001","https://openalex.org/W2783469447","https://openalex.org/W2073817053","https://openalex.org/W2146383045","https://openalex.org/W1879414379"],"abstract_inverted_index":{"This":[0,24,56],"paper":[1],"presents":[2],"a":[3,37,41,82],"novel":[4],"ACS":[5,33,47],"(add-compare-select)":[6],"scheme":[7],"that":[8],"enables":[9],"high-speeds":[10],"to":[11],"be":[12],"achieved":[13,26],"in":[14],"area-efficient":[15],"Viterbi":[16,43,84],"decoders":[17],"without":[18],"compromising":[19],"area":[20],"and":[21,73,96],"power":[22],"efficiency.":[23],"is":[25],"by":[27],"introducing":[28],"multi-level":[29],"pipelining":[30],"into":[31],"the":[32,74,92],"feedback":[34],"loop.":[35],"As":[36],"proof":[38],"of":[39],"concept,":[40],"constraint-7":[42],"decoder":[44,85],"using":[45],"8":[46],"units":[48],"has":[49,58,87],"been":[50,59,89],"designed":[51],"with":[52],"5":[53],"pipeline":[54],"levels.":[55],"design":[57,86],"implemented":[60,90],"successfully":[61],"on":[62,91],"an":[63],"FPGA":[64,94],"device.":[65],"The":[66],"results":[67],"obtained":[68],"confirm":[69],"functionality,":[70],"speed":[71],"improvements":[72],"expected":[75],"low":[76],"resource":[77],"usage.":[78],"To":[79],"quantify":[80],"these,":[81],"state-parallel":[83],"also":[88],"same":[93],"device":[95],"performance":[97],"comparisons":[98],"made.":[99]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}