{"id":"https://openalex.org/W1893411965","doi":"https://doi.org/10.1109/iscas.2003.1205954","title":"FPGA realization of an OFDM frame synchronization design for dispersive channels","display_name":"FPGA realization of an OFDM frame synchronization design for dispersive channels","publication_year":2003,"publication_date":"2003-10-15","ids":{"openalex":"https://openalex.org/W1893411965","doi":"https://doi.org/10.1109/iscas.2003.1205954","mag":"1893411965"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019252212","display_name":"Yin\u2010Tsung Hwang","orcid":"https://orcid.org/0000-0001-9233-0477"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yin-Tsung Hwang","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan","Dept. of Electron. Engr., Nat. Yunlin Univ. of Sci. & Technol., Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Dept. of Electron. Engr., Nat. Yunlin Univ. of Sci. & Technol., Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045332768","display_name":"Kuo\u2010Wei Liao","orcid":"https://orcid.org/0000-0001-5274-291X"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuo-Wei Liao","raw_affiliation_strings":["Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan","Dept. of Electron. Engr., Nat. Yunlin Univ. of Sci. & Technol., Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Dept. of Electron. Engr., Nat. Yunlin Univ. of Sci. & Technol., Taiwan","institution_ids":["https://openalex.org/I75357094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051165828","display_name":"Chien\u2010Hsin Wu","orcid":"https://orcid.org/0000-0002-7564-1457"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Hsin Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","Department of electrical engineering, National Chung-Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]},{"raw_affiliation_string":"Department of electrical engineering, National Chung-Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019252212"],"corresponding_institution_ids":["https://openalex.org/I75357094"],"apc_list":null,"apc_paid":null,"fwci":0.3477,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59803102,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"II","last_page":"256"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8321256637573242},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7488763332366943},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6894777417182922},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.6382346153259277},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.529857337474823},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4626641273498535},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4466726779937744},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44506973028182983},{"id":"https://openalex.org/keywords/frame-synchronization","display_name":"Frame synchronization","score":0.443753182888031},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4340243339538574},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3226858377456665},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15235820412635803},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10237109661102295},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1012386679649353},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.09954500198364258}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8321256637573242},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7488763332366943},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6894777417182922},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.6382346153259277},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.529857337474823},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4626641273498535},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4466726779937744},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44506973028182983},{"id":"https://openalex.org/C178317062","wikidata":"https://www.wikidata.org/wiki/Q5477933","display_name":"Frame synchronization","level":4,"score":0.443753182888031},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4340243339538574},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3226858377456665},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15235820412635803},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10237109661102295},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1012386679649353},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.09954500198364258},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1959261802","https://openalex.org/W2005403168","https://openalex.org/W2086368050","https://openalex.org/W2119857453","https://openalex.org/W2132147894","https://openalex.org/W2137458003","https://openalex.org/W2146459185","https://openalex.org/W2147639221"],"related_works":["https://openalex.org/W2382517610","https://openalex.org/W2159807862","https://openalex.org/W1523859221","https://openalex.org/W2544687545","https://openalex.org/W1684407589","https://openalex.org/W2029849606","https://openalex.org/W2111583000","https://openalex.org/W2157126534","https://openalex.org/W2099340653","https://openalex.org/W2105118515"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,7,40,71,90],"FPGA":[4,93],"implementation":[5],"of":[6],"OFDM":[8],"time":[9],"synchronization":[10,16,67,117],"scheme":[11,21],"for":[12,55],"dispersive":[13],"channels.":[14],"The":[15,46,84,106],"algorithm,":[17],"adapted":[18],"from":[19],"the":[20,66,116],"in":[22,89],"(D.":[23],"Landstrom":[24],"et":[25],"al,":[26],"6/sup":[27],"th/":[28],"Int'l":[29],"Symp.":[30],"on":[31],"Sigpro.":[32],"and":[33,69,94,101],"its":[34],"App.,":[35],"vol.2,":[36],"p.603-606,":[37],"2001),":[38],"is":[39,51,86],"unbiased":[41],"maximum":[42],"likelihood":[43],"(ML)":[44],"estimator.":[45],"original":[47],"estimator":[48],"structure,":[49],"however,":[50],"far":[52],"too":[53],"complex":[54],"either":[56],"DSP":[57],"or":[58],"hardware":[59],"implementation.":[60],"In":[61],"this":[62],"paper,":[63],"we":[64],"simplify":[65],"algorithm":[68],"propose":[70],"efficient":[72],"architecture":[73],"design":[74,85,107],"using":[75],"only":[76],"moderate":[77],"circuit":[78],"complexity":[79],"without":[80],"causing":[81],"performance":[82],"degradation.":[83],"then":[87],"implemented":[88],"Altera":[91],"EP20K200":[92],"consumes":[95],"approximately":[96],"140":[97],"K":[98],"logic":[99],"gates":[100],"62":[102],"Kbits":[103],"on-chip":[104],"memory.":[105],"can":[108,118],"operate":[109],"up":[110,123],"to":[111,124],"28.47":[112,125],"MHz,":[113],"which":[114],"means":[115],"sustain":[119],"a":[120],"sample":[121],"rate":[122],"Msamples/s.":[126]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}