{"id":"https://openalex.org/W2143340142","doi":"https://doi.org/10.1109/iscas.2003.1205949","title":"Parallel bus systems using code-division multiple access technique","display_name":"Parallel bus systems using code-division multiple access technique","publication_year":2003,"publication_date":"2003-10-15","ids":{"openalex":"https://openalex.org/W2143340142","doi":"https://doi.org/10.1109/iscas.2003.1205949","mag":"2143340142"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205949","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205949","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046266668","display_name":"Shinsaku Shimizu","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"S. Shimizu","raw_affiliation_strings":["Department of Electronics and Information Systems, Osaka University, Japan","Dept. of Electron. & Inf. Syst., Osaka Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Osaka Univ., Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071532549","display_name":"Toshimasa Matsuoka","orcid":"https://orcid.org/0000-0003-3876-2679"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Matsuoka","raw_affiliation_strings":["Department of Electronics and Information Systems, Osaka University, Japan","Dept. of Electron. & Inf. Syst., Osaka Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Osaka Univ., Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082049451","display_name":"Kenji Taniguchi","orcid":"https://orcid.org/0000-0001-5980-1943"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Taniguchi","raw_affiliation_strings":["Department of Electronics and Information Systems, Osaka University, Japan","Dept. of Electron. & Inf. Syst., Osaka Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Osaka University, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Osaka Univ., Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046266668"],"corresponding_institution_ids":["https://openalex.org/I98285908"],"apc_list":null,"apc_paid":null,"fwci":0.4722,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73145982,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"II","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7061647176742554},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6508806347846985},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.6355942487716675},{"id":"https://openalex.org/keywords/code-division-multiple-access","display_name":"Code division multiple access","score":0.6323229074478149},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.5400121808052063},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.5287558436393738},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.5030648112297058},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.502239465713501},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.474685400724411},{"id":"https://openalex.org/keywords/parallel-port","display_name":"Parallel port","score":0.46306413412094116},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4591052532196045},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4298909306526184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36840924620628357},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.3596886992454529},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3540375828742981},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3103770911693573},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20017367601394653},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17347955703735352},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1526789367198944},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08306220173835754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7061647176742554},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6508806347846985},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.6355942487716675},{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.6323229074478149},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.5400121808052063},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.5287558436393738},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.5030648112297058},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.502239465713501},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.474685400724411},{"id":"https://openalex.org/C202683721","wikidata":"https://www.wikidata.org/wiki/Q190440","display_name":"Parallel port","level":3,"score":0.46306413412094116},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4591052532196045},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4298909306526184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36840924620628357},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.3596886992454529},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3540375828742981},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3103770911693573},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20017367601394653},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17347955703735352},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1526789367198944},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08306220173835754},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205949","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205949","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1480184244","https://openalex.org/W1507019847","https://openalex.org/W2137313792","https://openalex.org/W2139607974","https://openalex.org/W6628948796"],"related_works":["https://openalex.org/W4255235451","https://openalex.org/W2404980846","https://openalex.org/W2026314975","https://openalex.org/W2387146226","https://openalex.org/W70103254","https://openalex.org/W2383984117","https://openalex.org/W1494565374","https://openalex.org/W2379360430","https://openalex.org/W4245683708","https://openalex.org/W2787679733"],"abstract_inverted_index":{"For":[0],"VLSI":[1],"systems":[2],"the":[3,8,41,45,68],"parallel":[4,58,63],"bus":[5,65],"interface":[6,24,66],"using":[7],"CDMA":[9,64],"technique":[10],"is":[11,52],"proposed,":[12],"which":[13,51],"has":[14,38],"low":[15],"power":[16],"consumption":[17],"and":[18,31],"high":[19],"noise":[20],"tolerance.":[21],"The":[22,60],"proposed":[23],"can":[25],"transfer":[26,47],"data":[27],"between":[28],"a":[29,32],"transmitter":[30],"receiver":[33],"in":[34,44],"one":[35],"clock.":[36],"It":[37],"tolerance":[39],"to":[40],"timing":[42],"variation":[43],"signal":[46],"among":[48],"every":[49],"buses":[50],"an":[53],"advantage":[54],"compared":[55],"with":[56,67,78],"conventional":[57],"bus.":[59],"15":[61],"bit":[62],"access":[69],"speed":[70],"of":[71],"2.5":[72],"Gb/s":[73],"had":[74],"been":[75],"successfully":[76],"implemented":[77],"0.35":[79],"/spl":[80],"mu/m":[81],"CMOS":[82],"technology.":[83]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}