{"id":"https://openalex.org/W2133135437","doi":"https://doi.org/10.1109/iscas.2003.1205830","title":"Reconfigurable implementation of recursive DCT kernels for reduced quantization noise","display_name":"Reconfigurable implementation of recursive DCT kernels for reduced quantization noise","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W2133135437","doi":"https://doi.org/10.1109/iscas.2003.1205830","mag":"2133135437"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058306867","display_name":"S.S. Demirsoy","orcid":null},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"S.S. Demirsoy","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK","Dept. of Electron. Syst., Westminster Univ., London, UK"],"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]},{"raw_affiliation_string":"Dept. of Electron. Syst., Westminster Univ., London, UK","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110761559","display_name":"Robert Beck","orcid":null},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Beck","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK","Dept. of Electron. Syst., Westminster Univ., London, UK"],"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]},{"raw_affiliation_string":"Dept. of Electron. Syst., Westminster Univ., London, UK","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008198554","display_name":"Andrew G. Dempster","orcid":"https://orcid.org/0000-0003-0881-1548"},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A.G. Dempster","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK","Dept. of Electron. Syst., Westminster Univ., London, UK"],"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]},{"raw_affiliation_string":"Dept. of Electron. Syst., Westminster Univ., London, UK","institution_ids":["https://openalex.org/I94951947"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063620004","display_name":"\u0130zzet Kale","orcid":"https://orcid.org/0000-0001-5562-6885"},"institutions":[{"id":"https://openalex.org/I94951947","display_name":"University of Westminster","ror":"https://ror.org/04ycpbx82","country_code":"GB","type":"education","lineage":["https://openalex.org/I94951947"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"I. Kale","raw_affiliation_strings":["Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK","Dept. of Electron. Syst., Westminster Univ., London, UK"],"affiliations":[{"raw_affiliation_string":"Applied DSP and VLSI Research Group, Department of Electronic Systems, University of Westminster, London, UK","institution_ids":["https://openalex.org/I94951947"]},{"raw_affiliation_string":"Dept. of Electron. Syst., Westminster Univ., London, UK","institution_ids":["https://openalex.org/I94951947"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5058306867"],"corresponding_institution_ids":["https://openalex.org/I94951947"],"apc_list":null,"apc_paid":null,"fwci":0.5926,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.69653288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.8303095698356628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7635350823402405},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.700611412525177},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6604564189910889},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5373894572257996},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.5130876302719116},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5046855211257935},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4465489387512207},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4413689374923706},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4296625852584839},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42382338643074036},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4212455749511719},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4101405739784241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3556424379348755},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33529454469680786},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3335341811180115},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.320953905582428},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13624021410942078},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11670577526092529},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07413750886917114}],"concepts":[{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.8303095698356628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7635350823402405},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.700611412525177},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6604564189910889},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5373894572257996},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.5130876302719116},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5046855211257935},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4465489387512207},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4413689374923706},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4296625852584839},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42382338643074036},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4212455749511719},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4101405739784241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3556424379348755},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33529454469680786},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3335341811180115},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.320953905582428},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13624021410942078},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11670577526092529},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07413750886917114},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iscas.2003.1205830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},{"id":"pmh:oai:westminsterresearch.wmin.ac.uk:965","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Book Section"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.496.7174","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.496.7174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://westminsterresearch.wmin.ac.uk/965/1/Dempster_Beck_Demirsoy_Kale_2003_final.pdf","raw_type":"text"},{"id":"pmh:oai:westminsterresearch.westminster.ac.uk:93780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ISCAS.2003.1205830","pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1492159761","https://openalex.org/W1547382623","https://openalex.org/W1753096814","https://openalex.org/W2135630604"],"related_works":["https://openalex.org/W2055682261","https://openalex.org/W1916685473","https://openalex.org/W1993363272","https://openalex.org/W2186390138","https://openalex.org/W2060035984","https://openalex.org/W2790129917","https://openalex.org/W2992856432","https://openalex.org/W2174937762","https://openalex.org/W2036536548","https://openalex.org/W2054459866"],"abstract_inverted_index":{"Time":[0],"multiplexed":[1],"implementations":[2],"of":[3,33,59],"die":[4],"recursive":[5],"DCT":[6,50],"processors":[7],"are":[8],"widely":[9],"used":[10],"in":[11,29,40],"many":[12],"multimedia":[13],"and":[14,66],"compression":[15],"applications.":[16],"The":[17],"recently":[18],"proposed":[19,53],"three":[20,60],"Goertzel":[21],"kernels":[22,62],"offer":[23],"significant":[24],"improvement":[25],"(up":[26],"to":[27],"90%)":[28],"the":[30,34,57],"noise":[31],"performance":[32],"time-multiplexed":[35],"architecture,":[36],"allowing":[37],"a":[38,46],"reduction":[39],"word-length":[41],"specifications.":[42],"In":[43],"this":[44],"paper,":[45],"highly":[47],"optimized":[48],"reconfigurable":[49],"architecture":[51],"is":[52],"that":[54],"can":[55],"perform":[56],"function":[58],"different":[61],"(Type":[63],"A,":[64],"B":[65],"C)":[67],"on":[68],"Virtex":[69],"FPGA.":[70]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}