{"id":"https://openalex.org/W1608538242","doi":"https://doi.org/10.1109/iscas.2003.1205792","title":"eUTDSP: a design study of a new VLIW-based DSP architecture","display_name":"eUTDSP: a design study of a new VLIW-based DSP architecture","publication_year":2003,"publication_date":"2003-11-04","ids":{"openalex":"https://openalex.org/W1608538242","doi":"https://doi.org/10.1109/iscas.2003.1205792","mag":"1608538242"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111946804","display_name":"G. Reza Chaji","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"G.R. Chaji","raw_affiliation_strings":["VLSI Circuits and Systems Laboratory, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Circuits and Systems Laboratory, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054682411","display_name":"R.M. Pourrad","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"R.M. Pourrad","raw_affiliation_strings":["VLSI Circuits and Systems Laboratory, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Circuits and Systems Laboratory, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109108677","display_name":"S.M. Fakhraie","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S.M. Fakhraie","raw_affiliation_strings":["VLSI Circuits and Systems Laboratory, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Circuits and Systems Laboratory, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082612149","display_name":"M.H. Tehranipour","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.H. Tehranipour","raw_affiliation_strings":["Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0553539,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9170222282409668},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8289471864700317},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.6528829336166382},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.62357097864151},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5347899794578552},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5347028970718384},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.48219361901283264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4205881953239441},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41336292028427124},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.41100791096687317},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33122748136520386},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.264235258102417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22273316979408264}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9170222282409668},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8289471864700317},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.6528829336166382},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.62357097864151},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5347899794578552},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5347028970718384},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.48219361901283264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4205881953239441},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41336292028427124},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.41100791096687317},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33122748136520386},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.264235258102417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22273316979408264},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1525885020","https://openalex.org/W1942935807","https://openalex.org/W2112111512","https://openalex.org/W2133938668","https://openalex.org/W2149949610","https://openalex.org/W2535456208","https://openalex.org/W6631545501","https://openalex.org/W6640513012","https://openalex.org/W6681575319"],"related_works":["https://openalex.org/W2018918827","https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2802197431","https://openalex.org/W2562747857","https://openalex.org/W2116296227","https://openalex.org/W2163046274","https://openalex.org/W2126785787"],"abstract_inverted_index":{"This":[0],"paper":[1,77],"presents":[2],"a":[3,13,29],"new":[4],"DSP":[5],"architecture":[6],"called":[7],"eUTDSP":[8,90],"that":[9],"is":[10,18],"based":[11],"on":[12],"traditional":[14],"VLlW":[15,34],"architecture.":[16],"It":[17],"able":[19],"to":[20,46,66],"perform":[21],"maximum":[22],"of":[23,41,89,94],"4":[24],"instructions":[25],"per":[26],"cycle":[27],"with":[28],"128-bit":[30],"instruction":[31],"word":[32],"size.":[33],"systems":[35],"usually":[36,52],"suffer":[37],"from":[38,81],"the":[39,87],"disadvantage":[40],"larger":[42],"program":[43],"memories":[44],"due":[45],"longer":[47],"instructions.":[48],"As":[49],"well,":[50],"branches":[51],"have":[53],"some":[54,70],"added":[55],"delay":[56],"slots":[57],"and":[58,83,103],"this":[59,76],"also":[60],"causes":[61],"more":[62],"drawbacks.":[63],"In":[64],"order":[65],"solve":[67],"such":[68],"problems,":[69],"architectural":[71],"solutions":[72],"are":[73],"presented":[74],"in":[75,97],"Benchmarking":[78],"results":[79],"obtained":[80],"VHDL":[82],"C++":[84],"models":[85],"show":[86],"efficiency":[88],"for":[91],"better":[92],"utilization":[93],"functional":[95],"units":[96],"each":[98],"cycle,":[99],"code":[100],"size":[101],"shrinking":[102],"reducing":[104],"branch/loop":[105],"overheads.":[106]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}