{"id":"https://openalex.org/W2130990308","doi":"https://doi.org/10.1109/iscas.2003.1205695","title":"Design and realization of a modular 200 MSample/s 12-bit pipelined A/D converter block using deep-submicron digital CMOS technology","display_name":"Design and realization of a modular 200 MSample/s 12-bit pipelined A/D converter block using deep-submicron digital CMOS technology","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W2130990308","doi":"https://doi.org/10.1109/iscas.2003.1205695","mag":"2130990308"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090531626","display_name":"Zeynep Toprak","orcid":null},"institutions":[{"id":"https://openalex.org/I135218257","display_name":"Swiss Center for Electronics and Microtechnology (Switzerland)","ror":"https://ror.org/05nrrsx06","country_code":"CH","type":"company","lineage":["https://openalex.org/I135218257"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Z. Toprak","raw_affiliation_strings":["CSEM, Neuchatel, Switzerland"],"affiliations":[{"raw_affiliation_string":"CSEM, Neuchatel, Switzerland","institution_ids":["https://openalex.org/I135218257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Y. Leblebici","raw_affiliation_strings":["Swiss Federal Institute of Technology, Lausanne, Switzerland","\u00c9cole Polytechnique, F\u00e9d\u00e9rale de Lausanne#TAB#"],"affiliations":[{"raw_affiliation_string":"Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"\u00c9cole Polytechnique, F\u00e9d\u00e9rale de Lausanne#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090531626"],"corresponding_institution_ids":["https://openalex.org/I135218257"],"apc_list":null,"apc_paid":null,"fwci":0.6079,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71543928,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"841"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.739043116569519},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7256548404693604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6092185974121094},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5997436046600342},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5499977469444275},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5388675928115845},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5154529213905334},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.5081710815429688},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.45900532603263855},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44239628314971924},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33628934621810913},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27915632724761963},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09059205651283264}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.739043116569519},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7256548404693604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6092185974121094},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5997436046600342},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5499977469444275},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5388675928115845},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5154529213905334},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.5081710815429688},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.45900532603263855},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44239628314971924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33628934621810913},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27915632724761963},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09059205651283264},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2003.1205695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.122.7300","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.122.7300","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/53606/files/12bit_adc_iscas03_update.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2032450203","https://openalex.org/W2164725156","https://openalex.org/W2170212599","https://openalex.org/W4244715298","https://openalex.org/W4376999659","https://openalex.org/W6679873724"],"related_works":["https://openalex.org/W2022544890","https://openalex.org/W2394097730","https://openalex.org/W3014521742","https://openalex.org/W4312353617","https://openalex.org/W2113405914","https://openalex.org/W2260963831","https://openalex.org/W4235249401","https://openalex.org/W2331305369","https://openalex.org/W2043523297","https://openalex.org/W2366843358"],"abstract_inverted_index":{"In":[0],"this":[1,90],"paper,":[2],"we":[3],"present":[4],"the":[5,11,60,108,122,157],"design,":[6],"verification,":[7],"system":[8],"integration":[9],"and":[10,104],"physical":[12],"realization":[13],"of":[14,39,94,99,121,156],"a":[15,35,170],"fully":[16],"integrated":[17],"high-speed":[18],"analog-digital":[19],"converter":[20],"(ADC)":[21],"macro":[22,87,174],"block":[23,175],"with":[24,34,133],"12":[25,115],"bit":[26,116],"accuracy.":[27,117],"The":[28,73,85,118,138,152,164],"entire":[29],"circuit":[30,74],"architecture":[31,167],"is":[32,92,142,159],"built":[33],"modular":[36],"approach,":[37],"consisting":[38],"identical":[40],"units":[41],"organized":[42],"into":[43],"an":[44],"easily":[45],"expandable":[46],"pipeline":[47,61],"chain.":[48],"A":[49],"bit-overlapping":[50],"technique":[51],"has":[52,75],"been":[53,76],"employed":[54],"for":[55,114],"digital":[56,82],"error":[57],"correction":[58],"between":[59],"stages":[62],"to":[63,101],"reduce":[64],"possible":[65],"errors":[66],"that":[67,111,176],"occur":[68],"during":[69],"analog":[70],"signal":[71,124],"processing.":[72],"realized":[77],"using":[78],"0.18":[79],"/spl":[80],"mu/m":[81],"CMOS":[83],"technology.":[84],"ADC":[86,158,166],"presented":[88,165],"in":[89,180],"work":[91],"capable":[93],"operating":[95],"at":[96,147],"sampling":[97,150],"frequencies":[98],"up":[100],"200":[102,148],"MHz,":[103],"still":[105],"can":[106,126,177],"achieve":[107],"nominal":[109],"bit-resolution":[110],"was":[112],"intended":[113],"maximum":[119],"range":[120],"input":[123],"amplitude":[125],"be":[127,178],"as":[128,130,144,169],"high":[129],"1.6":[131],"Vpp,":[132],"1.8":[134],"V":[135],"supply":[136],"voltage.":[137],"overall":[139,153],"power":[140],"consumption":[141],"estimated":[143],"67.5":[145],"mW":[146],"MHz":[149],"rate.":[151],"silicon":[154],"area":[155],"approximately":[160],"0.25":[161],"mm/sup":[162],"2/.":[163],"qualifies":[168],"very":[171],"versatile":[172],"embedded":[173],"used":[179],"deep-submicron":[181],"SoC":[182],"design.":[183]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}