{"id":"https://openalex.org/W1941899898","doi":"https://doi.org/10.1109/iscas.2003.1205511","title":"A digitally skew correctable multi-phase clock generator using a master-slave DLL","display_name":"A digitally skew correctable multi-phase clock generator using a master-slave DLL","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1941899898","doi":"https://doi.org/10.1109/iscas.2003.1205511","mag":"1941899898"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205511","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013748297","display_name":"Akihiro Suzuki","orcid":"https://orcid.org/0000-0001-7579-5184"},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"A. Suzuki","raw_affiliation_strings":["Shizuoka University, Hamamatsu, Shizuoka, Japan","Shizuoka Univ.,Japan"],"affiliations":[{"raw_affiliation_string":"Shizuoka University, Hamamatsu, Shizuoka, Japan","institution_ids":["https://openalex.org/I1298590031"]},{"raw_affiliation_string":"Shizuoka Univ.,Japan","institution_ids":["https://openalex.org/I1298590031"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065338590","display_name":"Shoji Kawahito","orcid":"https://orcid.org/0000-0003-4456-5006"},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Kawahito","raw_affiliation_strings":["Research Institute of Electronics, Shizuoka University, Hamamatsu, Shizuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electronics, Shizuoka University, Hamamatsu, Shizuoka, Japan","institution_ids":["https://openalex.org/I1298590031"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025996185","display_name":"Daisuke Miyazaki","orcid":"https://orcid.org/0000-0002-7312-0543"},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"D. Miyazaki","raw_affiliation_strings":["Research Institute of Electronics, Shizuoka University, Hamamatsu, Shizuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electronics, Shizuoka University, Hamamatsu, Shizuoka, Japan","institution_ids":["https://openalex.org/I1298590031"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046446439","display_name":"Mamoru Furuta","orcid":"https://orcid.org/0000-0003-1685-3246"},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Furuta","raw_affiliation_strings":["Shizuoka University, Hamamatsu, Shizuoka, Japan","Shizuoka University, Hamamatsu Shizuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Shizuoka University, Hamamatsu, Shizuoka, Japan","institution_ids":["https://openalex.org/I1298590031"]},{"raw_affiliation_string":"Shizuoka University, Hamamatsu Shizuoka, Japan","institution_ids":["https://openalex.org/I1298590031"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013748297"],"corresponding_institution_ids":["https://openalex.org/I1298590031"],"apc_list":null,"apc_paid":null,"fwci":0.2938,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57647286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"105"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8540494441986084},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7778929471969604},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6836661696434021},{"id":"https://openalex.org/keywords/master/slave","display_name":"Master/slave","score":0.6266617774963379},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5227508544921875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5165904760360718},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4770985245704651},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4669877886772156},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4564407765865326},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4519129693508148},{"id":"https://openalex.org/keywords/master-clock","display_name":"Master clock","score":0.43727123737335205},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.42352113127708435},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3603140711784363},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3536359369754791},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.3529576063156128},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2590653896331787},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.21071317791938782},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21069258451461792},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.07749706506729126},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07591399550437927}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8540494441986084},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7778929471969604},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6836661696434021},{"id":"https://openalex.org/C20454292","wikidata":"https://www.wikidata.org/wiki/Q735523","display_name":"Master/slave","level":2,"score":0.6266617774963379},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5227508544921875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5165904760360718},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4770985245704651},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4669877886772156},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4564407765865326},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4519129693508148},{"id":"https://openalex.org/C65595194","wikidata":"https://www.wikidata.org/wiki/Q1000863","display_name":"Master clock","level":4,"score":0.43727123737335205},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.42352113127708435},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3603140711784363},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3536359369754791},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3529576063156128},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2590653896331787},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.21071317791938782},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21069258451461792},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.07749706506729126},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07591399550437927},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205511","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2095624237","https://openalex.org/W2097559264","https://openalex.org/W2104040946","https://openalex.org/W6674559331"],"related_works":["https://openalex.org/W2124909075","https://openalex.org/W1607003253","https://openalex.org/W2155099296","https://openalex.org/W2169618112","https://openalex.org/W2224788396","https://openalex.org/W2169622190","https://openalex.org/W2117541676","https://openalex.org/W2171851068","https://openalex.org/W2141594064","https://openalex.org/W2075355200"],"abstract_inverted_index":{"This":[0,52],"paper":[1],"presents":[2],"a":[3,11,20,43,49,77,101,106],"digitally":[4],"skew":[5,59,91],"correctable":[6],"multi-phase":[7,15,62],"clock":[8,16,90],"generator":[9,17],"using":[10,100],"master-slave":[12,73],"delay-locked-loop(DLL).":[13],"The":[14,27,72],"is":[18,40],"for":[19,37],"distributed":[21],"S/H":[22,38],"stage":[23],"in":[24],"interleaved":[25],"ADC's.":[26],"delay":[28],"of":[29,60,67,98,108],"the":[30,58,61,65,81,89,96],"slave":[31],"DLLs,":[32],"whose":[33],"outputs":[34],"are":[35],"used":[36],"circuits,":[39],"controlled":[41],"by":[42,48],"very":[44],"short":[45],"pulse":[46],"generated":[47],"master":[50],"DLL.":[51],"technique":[53],"allows":[54],"us":[55],"to":[56,80],"control":[57],"clocks":[63],"with":[64,95,105],"resolution":[66,97,107],"less":[68],"than":[69],"1":[70],"ps.":[71],"DLL":[74],"also":[75],"has":[76],"good":[78],"stability":[79],"power":[82],"supply":[83],"fluctuations.":[84],"Simulation":[85],"results":[86],"show":[87],"that":[88],"can":[92],"be":[93],"corrected":[94],"0.2ps":[99],"current":[102],"output":[103],"DAC":[104],"0.1":[109],"/spl":[110],"mu/A.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}