{"id":"https://openalex.org/W1487397124","doi":"https://doi.org/10.1109/iscas.2003.1205506","title":"Analog-decoder experiments with subthreshold CMOS soft-gates","display_name":"Analog-decoder experiments with subthreshold CMOS soft-gates","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1487397124","doi":"https://doi.org/10.1109/iscas.2003.1205506","mag":"1487397124"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001013322","display_name":"Matthias Frey","orcid":"https://orcid.org/0000-0003-3016-2644"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Frey","raw_affiliation_strings":["Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051479034","display_name":"Hans\u2010Andrea Loeliger","orcid":"https://orcid.org/0000-0001-7153-7145"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"H.-A. Loeliger","raw_affiliation_strings":["Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006433756","display_name":"Felix Lustenberger","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"F. Lustenberger","raw_affiliation_strings":["Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065216920","display_name":"Patrick Merkli","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"P. Merkli","raw_affiliation_strings":["Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074152113","display_name":"P. Strebel","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"P. Strebel","raw_affiliation_strings":["Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal & Information Proc. Laboratory (ISI), ETH Zentrum-ETL, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Signal & Inf. Process. Lab., ETH Zentrum, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9939,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.8043853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"I","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7960995435714722},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7273461222648621},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6073288917541504},{"id":"https://openalex.org/keywords/breadboard","display_name":"Breadboard","score":0.5876374244689941},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5584977269172668},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5434854030609131},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.49907541275024414},{"id":"https://openalex.org/keywords/hamming-code","display_name":"Hamming code","score":0.4903404712677002},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4653718173503876},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.45296788215637207},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3272056579589844},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32287222146987915},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2574957013130188},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23070544004440308},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1629261076450348},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11140474677085876},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10090360045433044},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.09382390975952148}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7960995435714722},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7273461222648621},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6073288917541504},{"id":"https://openalex.org/C14116294","wikidata":"https://www.wikidata.org/wiki/Q174334","display_name":"Breadboard","level":2,"score":0.5876374244689941},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5584977269172668},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5434854030609131},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.49907541275024414},{"id":"https://openalex.org/C73150493","wikidata":"https://www.wikidata.org/wiki/Q853922","display_name":"Hamming code","level":4,"score":0.4903404712677002},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4653718173503876},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.45296788215637207},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3272056579589844},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32287222146987915},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2574957013130188},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23070544004440308},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1629261076450348},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11140474677085876},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10090360045433044},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.09382390975952148},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2003.1205506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.221.4972","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.221.4972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.isiweb.ee.ethz.ch/papers/arch/mfre-aloe-flus-pmerk-past-2003.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1515850956","https://openalex.org/W1574245747","https://openalex.org/W1594101521","https://openalex.org/W1983823597","https://openalex.org/W1985666057","https://openalex.org/W1998284495","https://openalex.org/W2108173510","https://openalex.org/W2115434953","https://openalex.org/W2133087578","https://openalex.org/W2137813581","https://openalex.org/W2138816153","https://openalex.org/W2139584447","https://openalex.org/W2142511915","https://openalex.org/W2495694953","https://openalex.org/W4246369151","https://openalex.org/W6630901614","https://openalex.org/W6634359839"],"related_works":["https://openalex.org/W4210932496","https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W3080559572","https://openalex.org/W2130544382","https://openalex.org/W2171305391","https://openalex.org/W2067581760","https://openalex.org/W2544418033","https://openalex.org/W1484235472","https://openalex.org/W1955718652"],"abstract_inverted_index":{"A":[0],"collection":[1],"of":[2,27],"analog":[3],"\"soft-gate\"":[4],"CMOS":[5],"ASICs":[6],"operating":[7],"in":[8,12,23],"subthreshold-mode":[9],"was":[10],"implemented":[11],"a":[13],"low-cost":[14],"semi-custom":[15],"0.8":[16],"/spl":[17],"mu/m":[18],"technology.":[19],"These":[20],"soft-gates":[21],"allow,":[22],"particular,":[24],"the":[25,36],"realization":[26],"various":[28],"decoders":[29],"for":[30,43],"simple":[31],"error":[32],"correcting":[33],"codes":[34],"on":[35],"breadboard":[37],"level.":[38],"Measurement":[39],"results":[40],"are":[41],"presented":[42],"an":[44],"(8,4,4)":[45],"Hamming":[46],"code.":[47]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}