{"id":"https://openalex.org/W1824745766","doi":"https://doi.org/10.1109/iscas.2003.1205166","title":"Modeling and verification of a programmable mixed-signal device using Verilog","display_name":"Modeling and verification of a programmable mixed-signal device using Verilog","publication_year":2003,"publication_date":"2003-11-20","ids":{"openalex":"https://openalex.org/W1824745766","doi":"https://doi.org/10.1109/iscas.2003.1205166","mag":"1824745766"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027627109","display_name":"M.F. Mar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210144218","display_name":"Orora Design Technologies (United States)","ror":"https://ror.org/04jhtcf60","country_code":"US","type":"company","lineage":["https://openalex.org/I4210144218"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Mar","raw_affiliation_strings":["Orora Design Technologies, Inc., Redmond, WA, USA"],"affiliations":[{"raw_affiliation_string":"Orora Design Technologies, Inc., Redmond, WA, USA","institution_ids":["https://openalex.org/I4210144218"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044782924","display_name":"B. Sullam","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Sullam","raw_affiliation_strings":["Cypress MicroSystems, Inc., Bothell, WA, USA"],"affiliations":[{"raw_affiliation_string":"Cypress MicroSystems, Inc., Bothell, WA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027627109"],"corresponding_institution_ids":["https://openalex.org/I4210144218"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.51690209,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"902"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7814633846282959},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.754328727722168},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6124900579452515},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6000240445137024},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5463261604309082},{"id":"https://openalex.org/keywords/modeling-and-simulation","display_name":"Modeling and simulation","score":0.446117639541626},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4295032024383545},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38926059007644653},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3868503272533417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36681675910949707},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.23794633150100708},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20657393336296082},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16498878598213196},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0655515193939209}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7814633846282959},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.754328727722168},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6124900579452515},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6000240445137024},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5463261604309082},{"id":"https://openalex.org/C167343916","wikidata":"https://www.wikidata.org/wiki/Q6888384","display_name":"Modeling and simulation","level":2,"score":0.446117639541626},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4295032024383545},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38926059007644653},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3868503272533417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36681675910949707},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.23794633150100708},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20657393336296082},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16498878598213196},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0655515193939209},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1496267491","https://openalex.org/W1984856645","https://openalex.org/W2144680243","https://openalex.org/W2153660465","https://openalex.org/W2162081665","https://openalex.org/W2164110554","https://openalex.org/W6629762304"],"related_works":["https://openalex.org/W2165480138","https://openalex.org/W2136295006","https://openalex.org/W2107240870","https://openalex.org/W2107517480","https://openalex.org/W4210326786","https://openalex.org/W4231001357","https://openalex.org/W2539742022","https://openalex.org/W2063218591","https://openalex.org/W2133850015","https://openalex.org/W1585377819"],"abstract_inverted_index":{"The":[0],"use":[1],"of":[2,12,41,44,56],"behavioral":[3],"modeling":[4,31],"in":[5,25,49],"Verilog-AMS":[6],"is":[7],"applied":[8],"to":[9,20],"the":[10,22],"design":[11],"a":[13,36],"programmable":[14],"mixed":[15],"signal":[16],"device.":[17],"In":[18],"order":[19],"illustrate":[21],"possible":[23],"increases":[24],"simulation":[26,29,52],"efficiency,":[27],"various":[28],"and":[30,69],"techniques":[32,64],"arc":[33],"compared":[34],"for":[35],"mixed-signal":[37],"application.":[38],"A":[39,58],"speedup":[40],"two":[42],"orders":[43],"magnitude":[45],"can":[46],"be":[47],"achieved":[48],"full":[50,59],"system":[51,60,66],"with":[53],"low":[54],"loss":[55],"accuracy.":[57],"model":[61],"using":[62],"these":[63],"facilitates":[65],"development,":[67],"testing,":[68],"application":[70],"development.":[71]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}