{"id":"https://openalex.org/W1486012419","doi":"https://doi.org/10.1109/iscas.2003.1205105","title":"DC analysis of PWL electric networks and sub-networks by means of set theory","display_name":"DC analysis of PWL electric networks and sub-networks by means of set theory","publication_year":2003,"publication_date":"2003-11-20","ids":{"openalex":"https://openalex.org/W1486012419","doi":"https://doi.org/10.1109/iscas.2003.1205105","mag":"1486012419"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060138667","display_name":"Stefano Pastore","orcid":"https://orcid.org/0000-0001-9188-7855"},"institutions":[{"id":"https://openalex.org/I142444530","display_name":"University of Trieste","ror":"https://ror.org/02n742c10","country_code":"IT","type":"education","lineage":["https://openalex.org/I142444530"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"S. Pastore","raw_affiliation_strings":["Dipartimento di Elettrotecnica, Elettronica ed Informatica, Universita di Trieste, Trieste, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettrotecnica, Elettronica ed Informatica, Universita di Trieste, Trieste, Italy","institution_ids":["https://openalex.org/I142444530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084860456","display_name":"A. Premoli","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Premoli","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060138667"],"corresponding_institution_ids":["https://openalex.org/I142444530"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03134367,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"658"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.639159083366394},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6080682277679443},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6025547981262207},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5620128512382507},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.5113758444786072},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.477682888507843},{"id":"https://openalex.org/keywords/set-theory","display_name":"Set theory","score":0.45245465636253357},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4355887174606323},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.21037077903747559},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11069512367248535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10717862844467163}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.639159083366394},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6080682277679443},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6025547981262207},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5620128512382507},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.5113758444786072},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.477682888507843},{"id":"https://openalex.org/C153046414","wikidata":"https://www.wikidata.org/wiki/Q12482","display_name":"Set theory","level":3,"score":0.45245465636253357},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4355887174606323},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.21037077903747559},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11069512367248535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10717862844467163},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1585129249","https://openalex.org/W1965281496","https://openalex.org/W2119091357","https://openalex.org/W2475794706","https://openalex.org/W4206180239","https://openalex.org/W6721352454","https://openalex.org/W7043732096"],"related_works":["https://openalex.org/W2753223082","https://openalex.org/W3025119703","https://openalex.org/W4387941415","https://openalex.org/W2347757802","https://openalex.org/W600655143","https://openalex.org/W4385372470","https://openalex.org/W2971711290","https://openalex.org/W2532370185","https://openalex.org/W2348073978","https://openalex.org/W2474456053"],"abstract_inverted_index":{"The":[0],"DC":[1,23,26],"analysis":[2,54],"of":[3,8,28,52],"generic":[4],"nonlinear":[5],"circuits":[6],"is":[7],"great":[9],"interest":[10],"also":[11],"for":[12,21],"dynamic":[13],"circuits.":[14],"Two":[15],"problems":[16,43],"are":[17],"very":[18],"important:":[19],"search":[20],"all":[22],"solutions":[24],"and":[25],"characterization":[27],"one-port,":[29],"and,":[30],"in":[31,44],"general,":[32],"multi-port":[33],"subnetworks.":[34],"A":[35],"set-theoretical":[36],"approach":[37],"allows":[38],"one":[39],"to":[40,49],"introduce":[41],"these":[42],"a":[45],"unified":[46],"way,":[47],"leading":[48],"the":[50],"formulation":[51],"an":[53],"algorithm":[55],"based":[56],"on":[57],"linear-programming":[58],"techniques.":[59]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}