{"id":"https://openalex.org/W1640818029","doi":"https://doi.org/10.1109/iscas.2003.1205064","title":"Realizable reduction of RLC circuits using node elimination","display_name":"Realizable reduction of RLC circuits using node elimination","publication_year":2003,"publication_date":"2003-11-20","ids":{"openalex":"https://openalex.org/W1640818029","doi":"https://doi.org/10.1109/iscas.2003.1205064","mag":"1640818029"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075580787","display_name":"Masud H. Chowdhury","orcid":"https://orcid.org/0000-0002-2341-8528"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.H. Chowdhury","raw_affiliation_strings":["Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060010506","display_name":"Chirayu Amin","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.S. Amin","raw_affiliation_strings":["Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084980840","display_name":"Yehea Ismail","orcid":"https://orcid.org/0000-0003-3956-7533"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y.I. Ismail","raw_affiliation_strings":["Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110899319","display_name":"Chandramouli Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.V. Kashyap","raw_affiliation_strings":["IBM Microelectronics, Austin, TX, USA","[IBM Microelectronics, Austin, TX, USA]"],"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"[IBM Microelectronics, Austin, TX, USA]","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052285600","display_name":"B. Krauter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.L. Krauter","raw_affiliation_strings":["IBM Microelectronics, Austin, TX, USA","[IBM Microelectronics, Austin, TX, USA]"],"affiliations":[{"raw_affiliation_string":"IBM Microelectronics, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"[IBM Microelectronics, Austin, TX, USA]","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075580787"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.06739059,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"494"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8510753512382507},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.8140448927879333},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7992331981658936},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6847788691520691},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5993655920028687},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5484498143196106},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.5154281854629517},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5129251480102539},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43144896626472473},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4113750457763672},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35161519050598145},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2595486640930176},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.23440957069396973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15516668558120728},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1492496132850647},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10925927758216858}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8510753512382507},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.8140448927879333},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7992331981658936},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6847788691520691},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5993655920028687},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5484498143196106},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.5154281854629517},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5129251480102539},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43144896626472473},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4113750457763672},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35161519050598145},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2595486640930176},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.23440957069396973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15516668558120728},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1492496132850647},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10925927758216858},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2066910438","https://openalex.org/W2095982184","https://openalex.org/W2114505736","https://openalex.org/W2118567051","https://openalex.org/W2122608783","https://openalex.org/W2123962621","https://openalex.org/W2128919817","https://openalex.org/W2137435163","https://openalex.org/W2163626738","https://openalex.org/W2163902997","https://openalex.org/W4232853208","https://openalex.org/W4256273516"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2093081283","https://openalex.org/W4313118781","https://openalex.org/W2144460576","https://openalex.org/W1983689595","https://openalex.org/W2430756689"],"abstract_inverted_index":{"Reduction":[0],"of":[1,14,25,61,118],"an":[2,6,68],"extracted":[3,26],"netlist":[4],"is":[5],"important":[7],"step":[8],"in":[9,58,115],"the":[10,48,51,59,83,87,100,105,116],"design":[11],"and":[12,77,86,97],"analysis":[13],"VLSI":[15],"circuits.":[16],"This":[17],"paper":[18],"describes":[19],"a":[20,41,55,72],"method":[21,34,66,81,110],"for":[22],"realizable":[23],"reduction":[24],"RLC":[27],"netlists":[28],"by":[29,104],"node":[30],"elimination.":[31],"The":[32,79,108],"proposed":[33,80,109],"eliminates":[35,98],"nodes":[36],"with":[37],"time":[38,44,63],"constants":[39],"below":[40],"user":[42,52],"specified":[43],"constant.":[45],"By":[46],"giving":[47],"freedom":[49],"to":[50,53,70,113],"select":[54],"critical":[56],"point":[57],"spectrum":[60],"nodal":[62],"constants,":[64],"this":[65],"provides":[67],"option":[69],"make":[71],"trade":[73],"off":[74],"between":[75],"accuracy":[76],"reduction.":[78],"preserves":[82],"dc":[84],"characteristics":[85],"first":[88],"two":[89],"moments":[90],"at":[91],"all":[92,99],"nodes.":[93],"It":[94],"also":[95],"recognizes":[96],"redundant":[101],"inductances":[102],"generated":[103],"extraction":[106],"tools.":[107],"naturally":[111],"reduces":[112],"TICER":[114],"absence":[117],"any":[119],"inductances.":[120]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}