{"id":"https://openalex.org/W2145972305","doi":"https://doi.org/10.1109/iscas.2003.1205063","title":"A reduction technique of large scale RCG interconnects in complex frequency domain","display_name":"A reduction technique of large scale RCG interconnects in complex frequency domain","publication_year":2003,"publication_date":"2003-11-20","ids":{"openalex":"https://openalex.org/W2145972305","doi":"https://doi.org/10.1109/iscas.2003.1205063","mag":"2145972305"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2003.1205063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111491247","display_name":"Yoshihiro Yamagami","orcid":null},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Y. Yamagami","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokushima University, Tokushima, Japan","Dept. of Electr. & Electron. Eng., Tokushima Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokushima University, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Tokushima Univ., Japan","institution_ids":["https://openalex.org/I922474255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020962372","display_name":"Yoshifumi Nishio","orcid":"https://orcid.org/0000-0002-0247-0001"},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Nishio","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokushima University, Tokushima, Japan","Dept. of Electr. & Electron. Eng., Tokushima Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokushima University, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Tokushima Univ., Japan","institution_ids":["https://openalex.org/I922474255"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111792603","display_name":"Atsumi Hattori","orcid":null},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Hattori","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokushima University, Tokushima, Japan","Dept. of Electr. & Electron. Eng., Tokushima Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokushima University, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Tokushima Univ., Japan","institution_ids":["https://openalex.org/I922474255"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078451482","display_name":"Akio Ushida","orcid":null},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Ushida","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokushima University, Tokushima, Japan","Dept. of Electr. & Electron. Eng., Tokushima Univ., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokushima University, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Tokushima Univ., Japan","institution_ids":["https://openalex.org/I922474255"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111491247"],"corresponding_institution_ids":["https://openalex.org/I922474255"],"apc_list":null,"apc_paid":null,"fwci":0.6955,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73705852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"490"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.6264544725418091},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6194732785224915},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.594064474105835},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5900280475616455},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5606842041015625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5204163193702698},{"id":"https://openalex.org/keywords/partial-element-equivalent-circuit","display_name":"Partial element equivalent circuit","score":0.4951230585575104},{"id":"https://openalex.org/keywords/model-order-reduction","display_name":"Model order reduction","score":0.4676755368709564},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.4547902047634125},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.43063366413116455},{"id":"https://openalex.org/keywords/conductor","display_name":"Conductor","score":0.42788177728652954},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2780992090702057},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24832263588905334},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20651483535766602},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2031177282333374},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16217482089996338},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1191551685333252}],"concepts":[{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.6264544725418091},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6194732785224915},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.594064474105835},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5900280475616455},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5606842041015625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5204163193702698},{"id":"https://openalex.org/C2780328198","wikidata":"https://www.wikidata.org/wiki/Q2054492","display_name":"Partial element equivalent circuit","level":4,"score":0.4951230585575104},{"id":"https://openalex.org/C2779277453","wikidata":"https://www.wikidata.org/wiki/Q12202921","display_name":"Model order reduction","level":3,"score":0.4676755368709564},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.4547902047634125},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.43063366413116455},{"id":"https://openalex.org/C34800285","wikidata":"https://www.wikidata.org/wiki/Q5159395","display_name":"Conductor","level":2,"score":0.42788177728652954},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2780992090702057},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24832263588905334},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20651483535766602},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2031177282333374},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16217482089996338},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1191551685333252},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C57493831","wikidata":"https://www.wikidata.org/wiki/Q3134666","display_name":"Projection (relational algebra)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2003.1205063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2003.1205063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W213215959","https://openalex.org/W228731533","https://openalex.org/W389065900","https://openalex.org/W571322228","https://openalex.org/W1487323727","https://openalex.org/W1497629827","https://openalex.org/W1555289940","https://openalex.org/W1982414852","https://openalex.org/W1984588379","https://openalex.org/W1998053565","https://openalex.org/W2027712076","https://openalex.org/W2032977447","https://openalex.org/W2049090480","https://openalex.org/W2092609046","https://openalex.org/W2099693095","https://openalex.org/W2103155563","https://openalex.org/W2104350542","https://openalex.org/W2108368155","https://openalex.org/W2108672590","https://openalex.org/W2112149126","https://openalex.org/W2114352649","https://openalex.org/W2120746936","https://openalex.org/W2122608783","https://openalex.org/W2123692429","https://openalex.org/W2128919817","https://openalex.org/W2136679308","https://openalex.org/W2138358687","https://openalex.org/W2153558271","https://openalex.org/W2156072724","https://openalex.org/W2162511334","https://openalex.org/W2163626738","https://openalex.org/W2166997433","https://openalex.org/W2183179270","https://openalex.org/W6616380998","https://openalex.org/W6628989118","https://openalex.org/W6629886415","https://openalex.org/W6685963124"],"related_works":["https://openalex.org/W2548390229","https://openalex.org/W4387251039","https://openalex.org/W2145273884","https://openalex.org/W2335769963","https://openalex.org/W2146628461","https://openalex.org/W2613756201","https://openalex.org/W2341142382","https://openalex.org/W2149602451","https://openalex.org/W2130816070","https://openalex.org/W2538976398"],"abstract_inverted_index":{"High":[0],"frequency":[1],"digital":[2],"LSIs":[3,53],"usually":[4],"consist":[5],"of":[6,52],"many":[7],"subcircuits":[8],"coupled":[9,54],"with":[10,55],"multi-conductor":[11],"interconnects":[12],"embedded":[13],"in":[14,22],"the":[15,50,64,73,77,83,88,97],"substrate.":[16],"They":[17],"sometimes":[18],"cause":[19],"serious":[20],"problems":[21],"fault":[23],"switching":[24],"operations":[25],"due":[26],"to":[27,36,44,72],"time-delays,":[28],"crosstalk,":[29],"reflections":[30],"and":[31,76],"so":[32],"on.":[33],"In":[34,57],"order":[35],"solve":[37],"these":[38],"problems,":[39],"it":[40],"is":[41,90],"very":[42],"important":[43],"develop":[45],"a":[46,69],"user-friendly":[47],"simulator":[48],"for":[49],"analysis":[51],"interconnects.":[56],"our":[58],"reduction":[59],"algorithm,":[60],"we":[61],"first":[62],"calculate":[63],"dominant":[65],"poles":[66],"which":[67],"make":[68],"large":[70],"contribution":[71],"transient":[74],"response,":[75],"corresponding":[78],"residues":[79],"are":[80],"estimated":[81],"by":[82,92],"least":[84],"squares":[85],"method.":[86],"Thus,":[87],"interconnect":[89],"replaced":[91],"an":[93],"equivalent":[94],"circuit":[95],"realizing":[96],"partial":[98],"fractions.":[99]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}