{"id":"https://openalex.org/W1935106739","doi":"https://doi.org/10.1109/iscas.2002.1010759","title":"Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits","display_name":"Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1935106739","doi":"https://doi.org/10.1109/iscas.2002.1010759","mag":"1935106739"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109900251","display_name":"Jeng-Jie Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jeng-Jie Peng","raw_affiliation_strings":["Integrated Circuits & Systems Laboratory, Institute of Electronics, National Chiao Tung University, Taiwan","Integrated Circuits & Syst. Lab., Nat. Chiao-Tung Univ., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits & Systems Laboratory, Institute of Electronics, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Integrated Circuits & Syst. Lab., Nat. Chiao-Tung Univ., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043540734","display_name":"Ming\u2010Dou Ker","orcid":"https://orcid.org/0000-0003-3622-181X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Dou Ker","raw_affiliation_strings":["Integrated Circuits & Systems Laboratory, Institute of Electronics, National Chiao Tung University, Taiwan","Integrated Circuits & Syst. Lab., Nat. Chiao-Tung Univ., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits & Systems Laboratory, Institute of Electronics, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Integrated Circuits & Syst. Lab., Nat. Chiao-Tung Univ., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109907032","display_name":"Hsin-Chin Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Hsin-Chin Jiang","raw_affiliation_strings":["Analog IP Technology Section, SoC Technology Center (STC), Industrial Technology and Research Institute, Taiwan","Industrial Technology Research Institute,Hsinchu"],"affiliations":[{"raw_affiliation_string":"Analog IP Technology Section, SoC Technology Center (STC), Industrial Technology and Research Institute, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Industrial Technology Research Institute,Hsinchu","institution_ids":["https://openalex.org/I142066694"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109900251"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.6955,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.70066787,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"537"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8474098443984985},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6275623440742493},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5207309722900391},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4850839674472809},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4815385937690735},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4771018624305725},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.44638678431510925},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4419707655906677},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41767412424087524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.361247718334198}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8474098443984985},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6275623440742493},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5207309722900391},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4850839674472809},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4815385937690735},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4771018624305725},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.44638678431510925},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4419707655906677},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41767412424087524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.361247718334198}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1027203212","https://openalex.org/W1505990305","https://openalex.org/W1577620726","https://openalex.org/W1883439301","https://openalex.org/W1922041407","https://openalex.org/W1935106739","https://openalex.org/W2088724906","https://openalex.org/W2101288448","https://openalex.org/W2115931009","https://openalex.org/W2116298493","https://openalex.org/W2163197801","https://openalex.org/W2479957002","https://openalex.org/W6640316832","https://openalex.org/W6677328846","https://openalex.org/W6677331117"],"related_works":["https://openalex.org/W2144789955","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W2113058922","https://openalex.org/W2031341053","https://openalex.org/W1995832295","https://openalex.org/W1981776476","https://openalex.org/W2124196078","https://openalex.org/W4241238243","https://openalex.org/W2136396860"],"abstract_inverted_index":{"A":[0],"latchup":[1,39,54,67,81,90],"current":[2,91],"self-stop":[3,92],"methodology":[4,56,93],"and":[5,57,62,94],"circuit":[6,35,58,95],"design,":[7],"which":[8],"are":[9,23,37],"used":[10],"to":[11,21,42],"prevent":[12],"damage":[13],"in":[14,25,99],"the":[15,33,48,64],"bulk":[16,30,84,104],"CMOS":[17,31,85,105],"integrated":[18,86],"circuits":[19],"due":[20,41],"latchup,":[22],"proposed":[24,53,89],"this":[26],"paper.":[27],"In":[28],"a":[29,43,100],"chip,":[32],"core":[34],"blocks":[36],"always":[38],"sensitive":[40],"low":[44],"holding":[45],"voltage":[46],"of":[47,66,83],"parasitic":[49],"SCR":[50],"path.":[51],"The":[52],"prevention":[55,82],"design":[59],"can":[60],"detect":[61],"stop":[63],"occurrence":[65],"without":[68],"any":[69],"process":[70],"modification":[71],"or":[72],"extra":[73],"fabrication":[74],"cost.":[75],"It":[76],"is":[77],"suitable":[78],"for":[79],"whole-chip":[80],"circuits.":[87],"This":[88],"have":[96],"been":[97],"verified":[98],"0.5-/spl":[101],"mu/m":[102],"1P3M":[103],"process.":[106]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}