{"id":"https://openalex.org/W1520395814","doi":"https://doi.org/10.1109/iscas.2002.1010743","title":"An application level synthesis methodology for embedded systems","display_name":"An application level synthesis methodology for embedded systems","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1520395814","doi":"https://doi.org/10.1109/iscas.2002.1010743","mag":"1520395814"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005003786","display_name":"Cesare Alippi","orcid":"https://orcid.org/0000-0003-3819-0025"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"C. Alippi","raw_affiliation_strings":["Dipartimento Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt di Elettronica e Inf., Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt di Elettronica e Inf., Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026729858","display_name":"Alberto Galbusera","orcid":"https://orcid.org/0000-0001-7213-0013"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Galbusera","raw_affiliation_strings":["Dipartimento Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt di Elettronica e Inf., Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt di Elettronica e Inf., Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075790940","display_name":"Marco Stellini","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Stellini","raw_affiliation_strings":["Dipartimento Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt di Elettronica e Inf., Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt di Elettronica e Inf., Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5005003786"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.2473,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50364622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"473"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tabu-search","display_name":"Tabu search","score":0.8465299606323242},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7255470156669617},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6443383097648621},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6383017301559448},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.58474200963974},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.47174108028411865},{"id":"https://openalex.org/keywords/power-flow","display_name":"Power flow","score":0.4354698657989502},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4251243472099304},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41993391513824463},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3893733024597168},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3820725679397583},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.3233147859573364},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31709471344947815},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2682594656944275},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19381365180015564},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12643495202064514},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09802374243736267}],"concepts":[{"id":"https://openalex.org/C123370116","wikidata":"https://www.wikidata.org/wiki/Q1424540","display_name":"Tabu search","level":2,"score":0.8465299606323242},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7255470156669617},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6443383097648621},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6383017301559448},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.58474200963974},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.47174108028411865},{"id":"https://openalex.org/C2986056383","wikidata":"https://www.wikidata.org/wiki/Q556030","display_name":"Power flow","level":4,"score":0.4354698657989502},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4251243472099304},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41993391513824463},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3893733024597168},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3820725679397583},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.3233147859573364},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31709471344947815},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2682594656944275},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19381365180015564},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12643495202064514},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09802374243736267},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2002.1010743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/266632","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/266632","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W145104894","https://openalex.org/W651512940","https://openalex.org/W2056629325","https://openalex.org/W2167901303","https://openalex.org/W2339500526","https://openalex.org/W6703727622"],"related_works":["https://openalex.org/W2156420848","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W2085879890","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W2269990635","https://openalex.org/W2159022270","https://openalex.org/W1603163876","https://openalex.org/W2133642747"],"abstract_inverted_index":{"Time-to-market,":[0],"cost":[1],"and":[2,56],"power":[3],"consumption":[4],"requirements":[5],"are":[6],"pushing":[7],"research":[8],"in":[9],"embedded":[10,27],"systems":[11],"towards":[12],"the":[13,45,50,63,68,72],"development":[14],"of":[15,49],"sophisticated":[16],"CAD":[17],"environments.":[18],"The":[19,36],"paper":[20],"suggests":[21],"a":[22,57],"novel":[23],"synthesis":[24],"methodology":[25,37],"for":[26,43,61],"devices":[28],"based":[29,39],"on":[30,40],"an":[31],"application":[32],"level":[33],"perturbation":[34],"analysis.":[35],"is":[38],"randomised":[41],"algorithms":[42],"evaluating":[44],"effective":[46],"performance":[47,65],"loss":[48,66],"computational":[51,69],"flow":[52],"induced":[53],"by":[54],"perturbations":[55],"Tabu-search":[58],"optimising":[59],"algorithm":[60],"distributing":[62],"tolerable":[64],"along":[67],"subsystems":[70],"composing":[71],"computation.":[73]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}