{"id":"https://openalex.org/W2114526317","doi":"https://doi.org/10.1109/iscas.2002.1010682","title":"Robust design with virtual tests of mixed-signal circuits in VHDL-AMS","display_name":"Robust design with virtual tests of mixed-signal circuits in VHDL-AMS","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2114526317","doi":"https://doi.org/10.1109/iscas.2002.1010682","mag":"2114526317"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010682","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010682","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101891140","display_name":"Jian-Yi Wu","orcid":"https://orcid.org/0000-0002-8237-0069"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian-Yi Wu","raw_affiliation_strings":["Information Electronics Group, Department of Electrical Engineering, Ohio State Uinversity, Columbus, OH, USA","Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Electronics Group, Department of Electrical Engineering, Ohio State Uinversity, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111935672","display_name":"S. Bibyk","orcid":null},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.B. Bibyk","raw_affiliation_strings":["Information Electronics Group, Department of Electrical Engineering, Ohio State Uinversity, Columbus, OH, USA","Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Electronics Group, Department of Electrical Engineering, Ohio State Uinversity, Columbus, OH, USA","institution_ids":["https://openalex.org/I52357470"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ohio State Univ., Columbus, OH, USA#TAB#","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I52357470"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.740435779094696},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6679836511611938},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6473165154457092},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.5911660194396973},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.573621928691864},{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.5657938718795776},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5060300230979919},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.49596890807151794},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4921249747276306},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.48338666558265686},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.426056444644928},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41561487317085266},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.36413300037384033},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22527596354484558},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19440767168998718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13947793841362},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12318378686904907},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08613386750221252}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.740435779094696},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6679836511611938},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6473165154457092},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.5911660194396973},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.573621928691864},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.5657938718795776},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5060300230979919},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.49596890807151794},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4921249747276306},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.48338666558265686},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.426056444644928},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41561487317085266},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.36413300037384033},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22527596354484558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19440767168998718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13947793841362},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12318378686904907},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08613386750221252},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010682","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010682","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1603549553","https://openalex.org/W1998284495","https://openalex.org/W2114228040","https://openalex.org/W2126848821","https://openalex.org/W2138085499","https://openalex.org/W2153859761","https://openalex.org/W2160948644","https://openalex.org/W2903217964","https://openalex.org/W6683592179","https://openalex.org/W6756968682"],"related_works":["https://openalex.org/W2151941088","https://openalex.org/W2357636087","https://openalex.org/W1491192879","https://openalex.org/W2115181119","https://openalex.org/W4236466949","https://openalex.org/W2137339287","https://openalex.org/W2187992281","https://openalex.org/W2536306358","https://openalex.org/W2117682489","https://openalex.org/W2177589462"],"abstract_inverted_index":{"This":[0,24],"paper":[1],"demonstrates":[2],"a":[3,32],"new":[4],"time-domain":[5],"behavioral":[6,87],"model":[7,25,70],"with":[8,65],"nonideal":[9],"circuit":[10,63],"effects":[11],"in":[12,51,68,85],"VHDL-AMS":[13],"to":[14,28,46,71,89,94],"perform":[15],"virtual":[16],"tests":[17],"for":[18,36],"co-simulating":[19],"and":[20,39,77,107,112],"verifying":[21],"mixed-signal":[22],"circuits.":[23],"allows":[26],"designers":[27],"fulfill":[29],"not":[30],"only":[31],"top-down":[33,111],"design":[34,49,53,114],"procedure":[35],"both":[37],"analog":[38],"digital":[40],"circuits,":[41],"but":[42],"also":[43,83],"bottom-up":[44,113],"verification":[45],"find":[47,72],"possible":[48],"problems":[50],"early":[52],"stages.":[54],"Designers":[55],"can":[56],"add":[57],"or":[58],"delete":[59],"the":[60,69,86],"functions":[61],"of":[62],"nonidealities":[64],"minimal":[66],"modifications":[67],"reasonable":[73],"tradeoffs":[74],"between":[75],"accuracy":[76],"simulation":[78],"time.":[79],"Design":[80],"margins":[81],"are":[82],"considered":[84],"simulations":[88],"make":[90],"circuits":[91],"more":[92],"immune":[93],"process":[95],"variation.":[96],"A":[97],"14-bit":[98],"2-Msamples/s":[99],"Delta-Sigma":[100],"A/D":[101],"converter":[102],"is":[103],"modeled,":[104],"designed,":[105],"implemented":[106],"verified":[108],"based":[109],"on":[110],"procedures.":[115]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}