{"id":"https://openalex.org/W1634964444","doi":"https://doi.org/10.1109/iscas.2002.1010666","title":"An improved Q-tuning scheme and a fully symmetric OTA","display_name":"An improved Q-tuning scheme and a fully symmetric OTA","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1634964444","doi":"https://doi.org/10.1109/iscas.2002.1010666","mag":"1634964444"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001871671","display_name":"Praveen Kallam","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Kallam","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019857998","display_name":"E. S\u00e1nchez\u2010Sinencio","orcid":"https://orcid.org/0000-0003-2116-1842"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Sanchez-Sinencio","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058120522","display_name":"A.\u0130. Kar\u015filayan","orcid":"https://orcid.org/0000-0001-8694-8836"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.I. Karsilayan","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001871671"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.5875,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66447989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-biquad-filter","display_name":"Digital biquad filter","score":0.8401177525520325},{"id":"https://openalex.org/keywords/band-pass-filter","display_name":"Band-pass filter","score":0.6217970252037048},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6096739172935486},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6028892993927002},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.600886344909668},{"id":"https://openalex.org/keywords/center-frequency","display_name":"Center frequency","score":0.5579897165298462},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5414355993270874},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4765204191207886},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.46851611137390137},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.43412038683891296},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.397205650806427},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.38443291187286377},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2812648415565491},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19733446836471558},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14422452449798584}],"concepts":[{"id":"https://openalex.org/C14455310","wikidata":"https://www.wikidata.org/wiki/Q5276043","display_name":"Digital biquad filter","level":4,"score":0.8401177525520325},{"id":"https://openalex.org/C147788027","wikidata":"https://www.wikidata.org/wiki/Q2718101","display_name":"Band-pass filter","level":2,"score":0.6217970252037048},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6096739172935486},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6028892993927002},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.600886344909668},{"id":"https://openalex.org/C7054721","wikidata":"https://www.wikidata.org/wiki/Q1940572","display_name":"Center frequency","level":3,"score":0.5579897165298462},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5414355993270874},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4765204191207886},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.46851611137390137},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.43412038683891296},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.397205650806427},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.38443291187286377},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2812648415565491},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19733446836471558},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14422452449798584},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W421602535","https://openalex.org/W2105482232","https://openalex.org/W2137546374","https://openalex.org/W2138045261","https://openalex.org/W6614555855"],"related_works":["https://openalex.org/W2072804028","https://openalex.org/W1965453741","https://openalex.org/W2044319823","https://openalex.org/W2164679691","https://openalex.org/W3023086838","https://openalex.org/W2102141309","https://openalex.org/W2352475234","https://openalex.org/W1934252283","https://openalex.org/W4200155430","https://openalex.org/W2133624256"],"abstract_inverted_index":{"An":[0,11],"improved":[1],"tuning":[2,26,99,125],"scheme":[3,21,30,100],"for":[4,57],"continuous-time":[5],"high-Q":[6],"biquad":[7],"filters":[8],"is":[9,22,39,64,91,101,109,127],"proposed.":[10,66],"improvement":[12],"over":[13],"the":[14,18,45,50,94,105,118,123],"existing":[15],"implementation":[16],"of":[17,89],"modified-LMS":[19],"Q-tuning":[20],"combined":[23],"with":[24,82],"frequency":[25,62,84],"using":[27,93],"PLL.":[28],"The":[29,97,107],"has":[31],"less":[32,36],"area":[33],"overhead,":[34],"consumes":[35],"power":[37],"and":[38,70,87,117],"more":[40],"robust":[41],"to":[42,72,103],"offsets":[43],"in":[44,111],"building":[46],"blocks":[47],"without":[48],"compromising":[49],"accuracy":[51],"achieved":[52],"previously.":[53],"A":[54,79],"new":[55],"architecture":[56],"a":[58,74],"pseudo-differential":[59],"fully-symmetric":[60],"high":[61],"transconductor":[63],"also":[65],"It":[67],"combines":[68],"CMFF":[69],"CMFB":[71],"achieve":[73],"faster":[75],"common":[76],"mode":[77],"response.":[78],"bandpass":[80],"filter":[81],"center":[83],"100":[85],"MHz":[86],"Q":[88,124],"20":[90],"built":[92],"proposed":[95,98],"OTA.":[96],"used":[102],"tune":[104],"filter.":[106],"circuit":[108],"fabricated":[110],"standard":[112],"CMOS":[113],"0.5/spl":[114],"mu/m":[115],"technology":[116],"experimental":[119],"results":[120],"show":[121],"that":[122],"error":[126],"around":[128],"1%.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}