{"id":"https://openalex.org/W1775385003","doi":"https://doi.org/10.1109/iscas.2002.1010653","title":"Self-timed MOS current mode logic for digital applications","display_name":"Self-timed MOS current mode logic for digital applications","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1775385003","doi":"https://doi.org/10.1109/iscas.2002.1010653","mag":"1775385003"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.H. Anis","raw_affiliation_strings":["Electrical & Computer Engineering Department, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering Department, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111829312","display_name":"M.I. Elmasry","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.I. Elmasry","raw_affiliation_strings":["Electrical & Computer Engineering Department, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering Department, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1884,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.91251888,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6920502185821533},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.5508487224578857},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.5449425578117371},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5207738280296326},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.5044206380844116},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3455852270126343},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34407269954681396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13596758246421814},{"id":"https://openalex.org/keywords/human\u2013computer-interaction","display_name":"Human\u2013computer interaction","score":0.09459534287452698},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0687585175037384}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6920502185821533},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.5508487224578857},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.5449425578117371},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5207738280296326},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5044206380844116},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3455852270126343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34407269954681396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13596758246421814},{"id":"https://openalex.org/C107457646","wikidata":"https://www.wikidata.org/wiki/Q207434","display_name":"Human\u2013computer interaction","level":1,"score":0.09459534287452698},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0687585175037384}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1527137186","https://openalex.org/W2107702250","https://openalex.org/W2121604406","https://openalex.org/W2137727547","https://openalex.org/W2202138637"],"related_works":["https://openalex.org/W2049889603","https://openalex.org/W2116642701","https://openalex.org/W2136406454","https://openalex.org/W2901267638","https://openalex.org/W2171305391","https://openalex.org/W4377703816","https://openalex.org/W2171302144","https://openalex.org/W2535088730","https://openalex.org/W2757601177","https://openalex.org/W2061966795"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,37],"Self-Timed":[4],"MOS":[5],"Current-Mode":[6],"Logic":[7],"(ST-MCML)":[8],"for":[9],"digital":[10],"applications.":[11],"The":[12],"architecture":[13],"and":[14,20,24,52,62,74],"operation":[15],"of":[16,57],"ST-MCML":[17,34,44,65],"is":[18,45],"explained":[19],"analyzed.":[21],"4-bit":[22],"ripple":[23],"16-bit":[25],"carry":[26],"look":[27],"ahead":[28],"adders":[29],"are":[30],"implemented":[31],"using":[32],"the":[33],"technique":[35],"in":[36,55],"0.18-/spl":[38],"mu/m,":[39],"1.8-V,":[40],"1-GHz":[41],"CMOS":[42,51],"process.":[43],"compared":[46],"to":[47],"conventional":[48],"MCML,":[49],"static":[50],"domino":[53],"logic":[54],"terms":[56],"power,":[58],"delay,":[59],"Power-Delay-Product":[60],"(PDP)":[61],"Energy-Delay-Product":[63],"(EDP).":[64],"achieves":[66],"low-power":[67],"values":[68],"as":[69,71],"well":[70],"minimum":[72],"PDP":[73],"EDP":[75],"values.":[76]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}