{"id":"https://openalex.org/W1776049124","doi":"https://doi.org/10.1109/iscas.2002.1010652","title":"Simplified current and delay models for deep submicron CMOS digital circuits","display_name":"Simplified current and delay models for deep submicron CMOS digital circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1776049124","doi":"https://doi.org/10.1109/iscas.2002.1010652","mag":"1776049124"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038988201","display_name":"Mohammad M. Mansour","orcid":"https://orcid.org/0000-0002-8316-1330"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.M. Mansour","raw_affiliation_strings":["Coordinated Science Laboratory/ECE Department, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","[Coordinated Sci. Lab, Illinois Univ., Urbana, IL, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory/ECE Department, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"[Coordinated Sci. Lab, Illinois Univ., Urbana, IL, USA]","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057014407","display_name":"Naresh R. Shanbhag","orcid":"https://orcid.org/0000-0002-4323-9164"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.R. Shanbhag","raw_affiliation_strings":["Coordinated Science Laboratory/ECE Department, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","[Coordinated Sci. Lab, Illinois Univ., Urbana, IL, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory/ECE Department, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"[Coordinated Sci. Lab, Illinois Univ., Urbana, IL, USA]","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":1.2923,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77703878,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"V","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8166305422782898},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7822656035423279},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.62081378698349},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5814855098724365},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5726730823516846},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5541182160377502},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5514156818389893},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.533510684967041},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5017552375793457},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4697825014591217},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.458488404750824},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.4573151767253876},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.45149490237236023},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.42963874340057373},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4274725914001465},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3618660569190979},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2440474033355713},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22251299023628235},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.19219130277633667},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11509567499160767}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8166305422782898},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7822656035423279},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.62081378698349},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5814855098724365},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5726730823516846},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5541182160377502},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5514156818389893},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.533510684967041},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5017552375793457},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4697825014591217},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.458488404750824},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.4573151767253876},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.45149490237236023},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.42963874340057373},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4274725914001465},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3618660569190979},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2440474033355713},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22251299023628235},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.19219130277633667},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11509567499160767},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2100272847","https://openalex.org/W2107996516","https://openalex.org/W2108368155","https://openalex.org/W2134067926","https://openalex.org/W2134838288","https://openalex.org/W2139344298","https://openalex.org/W2145750057","https://openalex.org/W2148405200","https://openalex.org/W2149516295","https://openalex.org/W2157024459","https://openalex.org/W2157764301","https://openalex.org/W6683306968"],"related_works":["https://openalex.org/W4320060066","https://openalex.org/W2109674204","https://openalex.org/W2791212923","https://openalex.org/W177552793","https://openalex.org/W2350960814","https://openalex.org/W2178512053","https://openalex.org/W2765435638","https://openalex.org/W2572576974","https://openalex.org/W2037716219","https://openalex.org/W2044354327"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,85,113,130],"model":[4,34,63,99,124],"for":[5,47,57,100],"estimating":[6],"the":[7,29,36,39,61,137],"drain":[8,44],"current":[9,45,53],"in":[10,74],"deep":[11],"submicron":[12],"(DSM)":[13],"CMOS":[14,82],"devices":[15],"based":[16],"on":[17],"Sakurai":[18],"and":[19,23,54,78,92,119],"Newton's":[20],"(1991)":[21],"work,":[22],"hence":[24],"is":[25,104],"referred":[26],"to":[27],"as":[28],"modified":[30],"SN-model.":[31],"The":[32,122],"proposed":[33,62,106,123],"preserves":[35],"simplicity":[37],"of":[38,88,116,139],"SN-model":[40],"while":[41],"providing":[42],"accurate":[43],"estimates":[46],"varying":[48],"device":[49],"widths.":[50],"Manually":[51],"computed":[52],"delay":[55,98],"values":[56],"inverter":[58],"circuits":[59,101],"via":[60],"match":[64],"SPICE":[65],"level":[66,132],"49":[67],"within":[68,109],"1.2%":[69],"average":[70],"(3%":[71],"maximum)":[72],"error":[73,111],"0.25":[75],"/spl":[76,80],"mu/m":[77,81],"0.18":[79],"processes":[83],"over":[84,112],"wide":[86,114],"range":[87,115],"transistor":[89],"widths,":[90],"fanouts,":[91],"input":[93],"rise/fall":[94],"times.":[95],"A":[96],"generalized":[97],"with":[102,107],"interconnect":[103,120],"also":[105],"accuracy":[108],"3%":[110],"buffer":[117],"sizes":[118],"lengths.":[121],"has":[125],"been":[126],"successfully":[127],"incorporated":[128],"into":[129],"senior":[131],"circuit":[133],"design":[134],"course":[135],"at":[136,141],"University":[138],"Illinois":[140],"Urbana-Champaign.":[142]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}