{"id":"https://openalex.org/W1928086117","doi":"https://doi.org/10.1109/iscas.2002.1010591","title":"A coefficient memory addressing scheme for VLSI implementation of FFT processors","display_name":"A coefficient memory addressing scheme for VLSI implementation of FFT processors","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1928086117","doi":"https://doi.org/10.1109/iscas.2002.1010591","mag":"1928086117"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100602605","display_name":"Mohd. Hasan","orcid":"https://orcid.org/0000-0002-9067-867X"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M. Hasan","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, University of Edinburgh, Edinburgh, UK","[Dept. of Electron. & Electr. Eng., Edinburgh Univ., UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"[Dept. of Electron. & Electr. Eng., Edinburgh Univ., UK]","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022272531","display_name":"Tughrul Arslan","orcid":"https://orcid.org/0000-0001-8176-5803"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"T. Arslan","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, University of Edinburgh, Edinburgh, UK","[Dept. of Electron. & Electr. Eng., Edinburgh Univ., UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"[Dept. of Electron. & Electr. Eng., Edinburgh Univ., UK]","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":1.7231,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.83496385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"850"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.9246433973312378},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7271836400032043},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.7044206857681274},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6943644285202026},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6204057931900024},{"id":"https://openalex.org/keywords/realisation","display_name":"Realisation","score":0.5614146590232849},{"id":"https://openalex.org/keywords/split-radix-fft-algorithm","display_name":"Split-radix FFT algorithm","score":0.4895661771297455},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.457439661026001},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4528272747993469},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4009090065956116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27062761783599854},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17736127972602844},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15627920627593994},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.08006152510643005}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.9246433973312378},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7271836400032043},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.7044206857681274},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6943644285202026},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6204057931900024},{"id":"https://openalex.org/C2779462738","wikidata":"https://www.wikidata.org/wiki/Q17146409","display_name":"Realisation","level":2,"score":0.5614146590232849},{"id":"https://openalex.org/C103755468","wikidata":"https://www.wikidata.org/wiki/Q17103599","display_name":"Split-radix FFT algorithm","level":5,"score":0.4895661771297455},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.457439661026001},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4528272747993469},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4009090065956116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27062761783599854},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17736127972602844},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15627920627593994},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.08006152510643005},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.0},{"id":"https://openalex.org/C166386157","wikidata":"https://www.wikidata.org/wiki/Q1477735","display_name":"Short-time Fourier transform","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2117639037","https://openalex.org/W2121758432","https://openalex.org/W2162211138"],"related_works":["https://openalex.org/W2185259940","https://openalex.org/W2168413811","https://openalex.org/W2977460836","https://openalex.org/W2031343199","https://openalex.org/W2113951268","https://openalex.org/W4226515754","https://openalex.org/W2144412928","https://openalex.org/W2356814585","https://openalex.org/W2200032781","https://openalex.org/W2948041274"],"abstract_inverted_index":{"A":[0],"novel":[1],"scheme":[2,16,41],"is":[3],"presented":[4],"for":[5,54,97],"coefficient":[6,25],"address":[7,20],"generation":[8],"in":[9,52,83,93],"VLSI":[10],"implementation":[11,82],"of":[12,19,37,68],"FFT":[13,30,56,69,100],"processors.":[14],"The":[15,76],"involves":[17],"manipulation":[18],"lines":[21],"taking":[22],"into":[23],"consideration":[24],"addresses":[26],"required":[27],"at":[28],"various":[29],"stages.":[31],"We":[32],"show":[33],"with":[34,49],"the":[35,40,79],"aid":[36],"examples":[38],"that":[39],"can":[42],"lead":[43],"to":[44,60,74],"more":[45,62,89],"efficient":[46,66],"hardware":[47,53],"realisations,":[48],"significant":[50],"reduction":[51,92],"all":[55,99],"lengths.":[57,101],"This":[58],"leads":[59],"faster,":[61],"power":[63,96],"and":[64,85,95],"area":[65,94],"realisation":[67],"processors":[70],"than":[71,90],"approaches":[72],"published":[73],"date.":[75],"paper":[77],"describes":[78],"scheme,":[80],"its":[81],"hardware,":[84],"presents":[86],"results":[87],"showing":[88],"80%":[91],"almost":[98]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}