{"id":"https://openalex.org/W1677721428","doi":"https://doi.org/10.1109/iscas.2002.1010588","title":"Timing analysis of tree-like RLC circuits","display_name":"Timing analysis of tree-like RLC circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1677721428","doi":"https://doi.org/10.1109/iscas.2002.1010588","mag":"1677721428"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048595299","display_name":"Bipin Rajendran","orcid":"https://orcid.org/0000-0002-2960-6909"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Rajendran","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","Solid State and Photonics Laboratory, Stanford Univeristy, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Solid State and Photonics Laboratory, Stanford Univeristy, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090122780","display_name":"V. Kheterpal","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Kheterpal","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040235701","display_name":"Arindam Das","orcid":"https://orcid.org/0000-0002-8934-2300"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Das","raw_affiliation_strings":["Computer Systems Laboratory, Stanford Univeristy, CA, USA","Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Systems Laboratory, Stanford Univeristy, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081936947","display_name":"Jeet Majumder","orcid":"https://orcid.org/0000-0002-7174-4483"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Majumder","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027424392","display_name":"Chittaranjan Mandal","orcid":"https://orcid.org/0000-0002-5228-7002"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C. Mandal","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008983984","display_name":"P.P. Chakrabarti","orcid":"https://orcid.org/0000-0002-0515-2885"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P.P. Chakrabarti","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08984571,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"838"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.8635398149490356},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6266908049583435},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5811840295791626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.568800151348114},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5257174372673035},{"id":"https://openalex.org/keywords/moment","display_name":"Moment (physics)","score":0.523182213306427},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5215708613395691},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5141187310218811},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.47341448068618774},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.4728294312953949},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4607831537723541},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.45092082023620605},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4311582148075104},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.42956095933914185},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3492409586906433},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.33438247442245483},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2967051863670349},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1738530397415161},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16291412711143494},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11142680048942566}],"concepts":[{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.8635398149490356},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6266908049583435},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5811840295791626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.568800151348114},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5257174372673035},{"id":"https://openalex.org/C179254644","wikidata":"https://www.wikidata.org/wiki/Q13222844","display_name":"Moment (physics)","level":2,"score":0.523182213306427},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5215708613395691},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5141187310218811},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.47341448068618774},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.4728294312953949},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4607831537723541},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.45092082023620605},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4311582148075104},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.42956095933914185},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3492409586906433},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.33438247442245483},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2967051863670349},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1738530397415161},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16291412711143494},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11142680048942566},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2126329142","https://openalex.org/W2135742364","https://openalex.org/W2163626738","https://openalex.org/W2169269717"],"related_works":["https://openalex.org/W4313018643","https://openalex.org/W2356048238","https://openalex.org/W2588898507","https://openalex.org/W1843022725","https://openalex.org/W2728962687","https://openalex.org/W2100955979","https://openalex.org/W2167827607","https://openalex.org/W2014975475","https://openalex.org/W1984812621","https://openalex.org/W2098044501"],"abstract_inverted_index":{"A":[0,65],"new":[1],"moment":[2],"based":[3],"technique":[4,46],"for":[5,52,70],"timing":[6],"analysis":[7],"of":[8,21,74],"tree-like":[9],"interconnect":[10],"RLC":[11],"circuits":[12,23],"is":[13,16,68,84],"presented.":[14],"It":[15],"shown":[17],"to":[18,29,39,57,90],"be":[19],"capable":[20],"handling":[22],"with":[24],"resistors":[25],"and":[26,31,60,87],"inductors":[27],"connected":[28,33],"ground":[30],"capacitors":[32],"between":[34],"non-ground":[35],"nodes,":[36],"in":[37],"addition":[38],"the":[40,72,75,82],"common":[41],"transmission-tree":[42],"like":[43],"structure.":[44],"The":[45],"uses":[47],"a":[48,61],"moment-based":[49],"representation":[50],"scheme":[51,83],"circuit":[53],"elements,":[54],"an":[55],"algebra":[56],"combine":[58],"moments":[59,73],"node":[62],"absorption":[63],"strategy.":[64],"linear-time":[66],"algorithm":[67],"presented":[69],"computing":[71],"transfer":[76],"function.":[77],"Experimental":[78],"results":[79],"indicate":[80],"that":[81],"both":[85],"accurate":[86],"fast":[88],"enough":[89],"handle":[91],"large":[92],"circuits.":[93]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}