{"id":"https://openalex.org/W1565535800","doi":"https://doi.org/10.1109/iscas.2002.1010574","title":"Programmable video clock synthesizer with sub 0.5 ns drift","display_name":"Programmable video clock synthesizer with sub 0.5 ns drift","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1565535800","doi":"https://doi.org/10.1109/iscas.2002.1010574","mag":"1565535800"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010574","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065279067","display_name":"Cyril Lahuec","orcid":"https://orcid.org/0000-0002-1316-5504"},"institutions":[{"id":"https://openalex.org/I4210100923","display_name":"Munster Technological University","ror":"https://ror.org/013xpqh61","country_code":"IE","type":"facility","lineage":["https://openalex.org/I4210100923"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"C. Lahuec","raw_affiliation_strings":["Cork Institute of Technology, Cork, Ireland","Cork Institute of Technology (Ireland)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cork Institute of Technology, Cork, Ireland","institution_ids":["https://openalex.org/I4210100923"]},{"raw_affiliation_string":"Cork Institute of Technology (Ireland)","institution_ids":["https://openalex.org/I4210100923"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089550149","display_name":"John Horan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100923","display_name":"Munster Technological University","ror":"https://ror.org/013xpqh61","country_code":"IE","type":"facility","lineage":["https://openalex.org/I4210100923"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"J. Horan","raw_affiliation_strings":["Cork Institute of Technology, Cork, Ireland","Cork Institute of Technology (Ireland)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cork Institute of Technology, Cork, Ireland","institution_ids":["https://openalex.org/I4210100923"]},{"raw_affiliation_string":"Cork Institute of Technology (Ireland)","institution_ids":["https://openalex.org/I4210100923"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064189292","display_name":"J. Duigan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100923","display_name":"Munster Technological University","ror":"https://ror.org/013xpqh61","country_code":"IE","type":"facility","lineage":["https://openalex.org/I4210100923"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"J. Duigan","raw_affiliation_strings":["Parthus Technologies Public Limited Company, Cork, Ireland","Cork Institute of Technology (Ireland)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parthus Technologies Public Limited Company, Cork, Ireland","institution_ids":[]},{"raw_affiliation_string":"Cork Institute of Technology (Ireland)","institution_ids":["https://openalex.org/I4210100923"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210100923"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05572097,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"783"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8143824338912964},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6579555869102478},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.6041322946548462},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5931398868560791},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5186985731124878},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5018086433410645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46013087034225464},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.4493204355239868},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4350418150424957},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.43015366792678833},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4184328019618988},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37182778120040894},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19617077708244324},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14312744140625},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13881245255470276}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8143824338912964},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6579555869102478},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.6041322946548462},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5931398868560791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5186985731124878},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5018086433410645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46013087034225464},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.4493204355239868},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4350418150424957},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.43015366792678833},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4184328019618988},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37182778120040894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19617077708244324},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14312744140625},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13881245255470276}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010574","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7599999904632568}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320834","display_name":"Enterprise Ireland","ror":"https://ror.org/023z51242"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1538854016","https://openalex.org/W2118641947","https://openalex.org/W2171831383","https://openalex.org/W3142075743","https://openalex.org/W4238512848"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2376421545","https://openalex.org/W2374761771","https://openalex.org/W2354027044","https://openalex.org/W2359366503","https://openalex.org/W2351326249"],"abstract_inverted_index":{"This":[0,41,78,112,120],"paper":[1],"presents":[2],"a":[3,83,91,95],"video":[4,46],"clock":[5],"synthesizer.":[6],"The":[7,29,60,133],"block":[8],"is":[9,31,43,104,113,136],"programmable;":[10],"it":[11,145],"accepts":[12],"input":[13,72],"frequencies":[14,24],"from":[15],"20":[16],"kHz":[17],"to":[18,26,33],"5":[19],"MHz":[20],"and":[21,144],"produces":[22],"output":[23,39],"up":[25],"200":[27],"MHz.":[28,151],"synthesizer":[30,93,103,134],"designed":[32],"reduce":[34],"phase":[35,50,61],"drift":[36,51,62],"in":[37,45,54,94,116],"the":[38,55,102,108,128],"clock.":[40],"parameter":[42,100],"critical":[44],"applications":[47],"because":[48],"large":[49],"can":[52],"result":[53],"loss":[56],"of":[57,82,85,101,107],"pixel":[58],"data.":[59],"was":[63,122],"measured":[64,123],"at":[65,124,149],"less":[66],"than":[67,75],"0.5":[68],"ns":[69],"for":[70,131],"all":[71],"clocks":[73],"greater":[74],"30":[76],"kHz.":[77],"represents":[79],"an":[80],"improvement":[81],"factor":[84],"6":[86],"on":[87,90],"measurements":[88],"reported":[89],"related":[92],"recent":[96],"publication.":[97],"Another":[98],"key":[99],"VDD":[105],"sensitivity":[106,121],"open":[109],"loop":[110],"VCO.":[111],"particularly":[114],"important":[115],"noisy":[117],"VLSI":[118],"applications.":[119],"0.18%/volt,":[125],"which":[126],"makes":[127],"device":[129],"suitable":[130],"integration.":[132],"area":[135],"1.2":[137],"mm/sup":[138],"2/":[139],"(0.25":[140],"/spl":[141],"mu/m":[142],"CMOS)":[143],"consumes":[146],"17":[147],"mW":[148],"110":[150]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}