{"id":"https://openalex.org/W1535381111","doi":"https://doi.org/10.1109/iscas.2002.1010569","title":"An FPGA implementation of an on-line radix-4 CORDIC 2-D IDCT core","display_name":"An FPGA implementation of an on-line radix-4 CORDIC 2-D IDCT core","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1535381111","doi":"https://doi.org/10.1109/iscas.2002.1010569","mag":"1535381111"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001975694","display_name":"Yi Yang","orcid":"https://orcid.org/0000-0002-5599-0975"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yi Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100451060","display_name":"Chunyan Wang","orcid":"https://orcid.org/0000-0001-5650-5399"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chunyan Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103579852","display_name":"M.O. Ahmad","orcid":"https://orcid.org/0000-0002-3164-4103"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Omai Ahmad","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013967994","display_name":"M.N.S. Swamy","orcid":"https://orcid.org/0000-0002-3989-5476"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M.N.S. Swamy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Concordia Univ., Montreal, Que., Canada#TAB#","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.2604,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.43160466,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.8409358859062195},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.710655927658081},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.706045389175415},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.570980429649353},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.48701053857803345},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48612475395202637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4475536644458771},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.43983733654022217},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1998453140258789},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.13223695755004883}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.8409358859062195},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.710655927658081},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.706045389175415},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.570980429649353},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.48701053857803345},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48612475395202637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4475536644458771},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.43983733654022217},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1998453140258789},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.13223695755004883},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010569","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1561725608","https://openalex.org/W1973924525","https://openalex.org/W2031614119","https://openalex.org/W2100177142","https://openalex.org/W2108791478","https://openalex.org/W2115452265","https://openalex.org/W2131770569","https://openalex.org/W2154489416"],"related_works":["https://openalex.org/W2387631519","https://openalex.org/W2808932713","https://openalex.org/W2606491455","https://openalex.org/W2380033012","https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2013839957","https://openalex.org/W2540393334","https://openalex.org/W3196607417"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,9,20],"new":[6],"architecture":[7,31],"for":[8,66,89],"two-dimensional":[10],"(2D)":[11],"inverse":[12],"discrete":[13],"cosine":[14],"transform":[15],"(IDCT)":[16],"core":[17,53,88],"based":[18],"on":[19,55,76],"modified":[21],"radix-4":[22],"on-line":[23],"CORDIC":[24],"algorithm":[25],"and":[26,46,63,68],"distributed":[27],"arithmetic":[28],"(DA).":[29],"The":[30,52,71,82],"is":[32,74],"designed":[33],"to":[34],"take":[35],"advantage":[36],"of":[37,42,50,57,101],"the":[38,47,87,98,102],"\"carry-free\"":[39],"addition":[40],"property":[41,49],"redundant":[43],"number":[44],"representation":[45],"\"multiplierless\"":[48],"DA.":[51],"operates":[54],"blocks":[56],"8/spl":[58],"times/8":[59],"pixels,":[60],"with":[61],"12-bit":[62],"9-bit":[64],"precision":[65],"inputs":[67],"outputs,":[69],"respectively.":[70],"proposed":[72],"design":[73],"implemented":[75],"Xilinx":[77],"Virtex":[78],"XC2V":[79],"1000":[80],"FPGA.":[81],"test":[83],"results":[84],"show":[85],"that":[86],"IDCT":[90],"can":[91],"operate":[92],"at":[93],"100":[94],"MHz,":[95],"while":[96],"meeting":[97],"accuracy":[99],"requirements":[100],"CCITT":[103],"H.26x":[104],"standard.":[105]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}