{"id":"https://openalex.org/W1551956513","doi":"https://doi.org/10.1109/iscas.2002.1010556","title":"A design methodology for IP integration","display_name":"A design methodology for IP integration","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1551956513","doi":"https://doi.org/10.1109/iscas.2002.1010556","mag":"1551956513"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004215191","display_name":"Philippe Coussy","orcid":"https://orcid.org/0000-0002-7222-5271"},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Coussy","raw_affiliation_strings":["LESTER-Universit\u00e9 de Bretagne Sud, Lorient, France","LESTER, Univ. de Bretagne Sud, Lorient, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LESTER-Universit\u00e9 de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]},{"raw_affiliation_string":"LESTER, Univ. de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041275081","display_name":"Adel Baganne","orcid":null},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Baganne","raw_affiliation_strings":["LESTER-Universit\u00e9 de Bretagne Sud, Lorient, France","LESTER, Univ. de Bretagne Sud, Lorient, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LESTER-Universit\u00e9 de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]},{"raw_affiliation_string":"LESTER, Univ. de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101952856","display_name":"\u00c9ric Martin","orcid":"https://orcid.org/0000-0002-2398-4503"},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Martin","raw_affiliation_strings":["LESTER-Universit\u00e9 de Bretagne Sud, Lorient, France","LESTER, Univ. de Bretagne Sud, Lorient, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LESTER-Universit\u00e9 de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]},{"raw_affiliation_string":"LESTER, Univ. de Bretagne Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7252,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.90091692,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"711"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7307534217834473},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5532174706459045},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5207562446594238},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5152497887611389},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.49593839049339294},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4543139934539795},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.450487345457077},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40734031796455383},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12695926427841187},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12432050704956055}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7307534217834473},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5532174706459045},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5207562446594238},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5152497887611389},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.49593839049339294},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4543139934539795},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.450487345457077},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40734031796455383},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12695926427841187},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12432050704956055},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1518191762","https://openalex.org/W1567363020","https://openalex.org/W2091528902","https://openalex.org/W2100519472","https://openalex.org/W2118863037","https://openalex.org/W2164478026","https://openalex.org/W4301413609","https://openalex.org/W6633802184","https://openalex.org/W6675153127"],"related_works":["https://openalex.org/W78782492","https://openalex.org/W2122949436","https://openalex.org/W2366556084","https://openalex.org/W1043594576","https://openalex.org/W190963477","https://openalex.org/W1988777083","https://openalex.org/W1555025092","https://openalex.org/W2077870657","https://openalex.org/W799706496","https://openalex.org/W2388040150"],"abstract_inverted_index":{"Successful":[0],"integration":[1,36,83],"of":[2,8,34,81,101,117,124],"IP/VC":[3],"blocks":[4],"requires":[5],"a":[6,32,38,40,56,78,86,120],"set":[7],"view":[9],"that":[10,44],"provides":[11],"the":[12,20,72,82,97,118,125],"appropriate":[13],"information":[14],"for":[15,23,88,108],"each":[16],"IP":[17,35,47,62,73,92,104,126],"block":[18],"through":[19],"design":[21,100],"flow":[22],"an":[24,102],"IP-integration":[25],"system.":[26],"In":[27],"this":[28],"paper,":[29],"we":[30,54,76],"present":[31],"methodology":[33],"in":[37],"System-on":[39],"chip":[41],"(SOC)":[42],"design,":[43],"exploits":[45],"both":[46],"designer":[48],"and":[49,60,64,85,99],"SOC":[50],"integrator":[51],"constraints.":[52,93],"First,":[53],"describe":[55],"method":[57],"to":[58],"extract":[59],"specify":[61],"functional":[63],"timing":[65],"constraints":[66,84],"(I/O":[67],"sequence":[68],"transfer":[69],"constraints)":[70],"from":[71],"core.":[74],"Second,":[75],"propose":[77],"modeling":[79],"style":[80],"technique":[87,95],"merging":[89],"them":[90],"with":[91],"This":[94],"allows":[96],"specification":[98],"optimized":[103],"interface":[105],"unit":[106],"required":[107],"IP-socketization.":[109],"The":[110],"synthesis":[111],"output":[112],"is":[113],"synthesizable":[114],"VHDL":[115],"RT":[116],"interface,":[119],"detailed":[121],"bus-functional":[122],"model":[123],"core":[127],"towards":[128],"cosimulation.":[129]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}