{"id":"https://openalex.org/W1490281895","doi":"https://doi.org/10.1109/iscas.2002.1010555","title":"Optimal circuit clustering with variable interconnect delay","display_name":"Optimal circuit clustering with variable interconnect delay","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1490281895","doi":"https://doi.org/10.1109/iscas.2002.1010555","mag":"1490281895"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111946180","display_name":"C. N. Sze","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.N. Sze","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073705099","display_name":"Ting-Chi Wang","orcid":"https://orcid.org/0000-0002-3435-0418"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ting-Chi Wang","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01469394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"707"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.7869690656661987},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.7130434513092041},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7065336108207703},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.6667150855064392},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.6477777361869812},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.612140953540802},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48745131492614746},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45592761039733887},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4465215802192688},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.4156127870082855},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20737111568450928},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14855840802192688},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06906074285507202}],"concepts":[{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.7869690656661987},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.7130434513092041},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7065336108207703},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.6667150855064392},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.6477777361869812},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.612140953540802},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48745131492614746},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45592761039733887},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4465215802192688},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.4156127870082855},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20737111568450928},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14855840802192688},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06906074285507202},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1982882434","https://openalex.org/W1988118342","https://openalex.org/W2141633832","https://openalex.org/W2157661053","https://openalex.org/W2158695982"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W2020200124","https://openalex.org/W1691923927","https://openalex.org/W2380365775","https://openalex.org/W2182628752","https://openalex.org/W4211170193","https://openalex.org/W4238419543","https://openalex.org/W2206152988","https://openalex.org/W2101823170","https://openalex.org/W2373416410"],"abstract_inverted_index":{"The":[0],"paper":[1],"aims":[2],"at":[3],"extending":[4],"the":[5,37,45,52,68,85,92],"circuit":[6],"clustering":[7,46],"algorithm":[8,54,72],"of":[9,39,77],"Rajaraman":[10,78],"and":[11,79],"Wong":[12,80],"(1995)":[13],"to":[14,43,56,66],"handle":[15],"a":[16,70],"more":[17],"sophisticated":[18],"delay":[19,26,30,41,62],"model,":[20],"which":[21],"practically":[22],"takes":[23],"variable":[24],"interconnect":[25],"into":[27],"account.":[28],"Our":[29],"model":[31],"is":[32,81,96],"particularly":[33],"applicable":[34],"in":[35],"allowing":[36],"back-annotation":[38],"actual":[40],"information":[42],"drive":[44],"process.":[47],"We":[48],"first":[49],"show":[50],"that":[51,84],"original":[53],"fails":[55],"produce":[57],"optimal":[58],"solutions":[59],"for":[60],"this":[61],"model.":[63],"In":[64],"order":[65],"solve":[67],"problem,":[69],"generalized":[71],"based":[73],"on":[74],"an":[75],"extension":[76],"proposed":[82],"such":[83],"problem":[86],"can":[87],"be":[88],"solved":[89],"optimally":[90],"while":[91],"polynomial":[93],"time":[94],"complexity":[95],"maintained.":[97]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}