{"id":"https://openalex.org/W2127395347","doi":"https://doi.org/10.1109/iscas.2002.1010552","title":"Behavioral synthesis of datapaths with low leakage power","display_name":"Behavioral synthesis of datapaths with low leakage power","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2127395347","doi":"https://doi.org/10.1109/iscas.2002.1010552","mag":"2127395347"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053180051","display_name":"C. Gopalakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Gopalakrishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016167446","display_name":"Srinivas Katkoori","orcid":"https://orcid.org/0000-0002-7589-5836"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Katkoori","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Dept of Comput. Sci. & Eng., Univ. of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":1.2923,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80112911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"699"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7122595310211182},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6929672956466675},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.6735965013504028},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5751283168792725},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5282529592514038},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5177256464958191},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5131152272224426},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.495760053396225},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47143876552581787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4243740141391754},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41089409589767456},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.40236803889274597},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39895766973495483},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3441024422645569},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3334020972251892},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30447107553482056}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7122595310211182},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6929672956466675},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.6735965013504028},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5751283168792725},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5282529592514038},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5177256464958191},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5131152272224426},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.495760053396225},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47143876552581787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4243740141391754},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41089409589767456},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.40236803889274597},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39895766973495483},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3441024422645569},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3334020972251892},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30447107553482056},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2039097694","https://openalex.org/W2114621701","https://openalex.org/W2118712330","https://openalex.org/W2126357937","https://openalex.org/W2154949934","https://openalex.org/W2155632887","https://openalex.org/W2164354609","https://openalex.org/W2165788555","https://openalex.org/W4235106764","https://openalex.org/W4249703826","https://openalex.org/W6682892090","https://openalex.org/W6683192874"],"related_works":["https://openalex.org/W197185830","https://openalex.org/W2039755656","https://openalex.org/W1949737515","https://openalex.org/W4253620068","https://openalex.org/W2042352336","https://openalex.org/W2144417859","https://openalex.org/W2147835582","https://openalex.org/W4240087758","https://openalex.org/W2066397066","https://openalex.org/W1965779330"],"abstract_inverted_index":{"As":[0],"technology":[1,64],"scales":[2],"down,":[3],"and":[4,113],"CMOS":[5],"circuits":[6],"are":[7],"powered":[8],"by":[9,143],"lower":[10],"supply":[11,71],"voltages,":[12],"standby":[13,45],"leakage":[14,31,46,118,128],"current":[15],"becomes":[16],"dominant.":[17],"We":[18,120],"present":[19],"a":[20],"behavioral":[21,91],"synthesis":[22,92],"framework":[23],"for":[24,44,108,116],"the":[25,36,42,66,70,74,94],"design":[26,39],"of":[27,93,111,140],"datapaths":[28],"with":[29],"low":[30,117],"power.":[32,119,129],"Our":[33],"technique":[34],"employs":[35],"MTC-MOS":[37,54,63],"circuit":[38],"style":[40],"as":[41],"basis":[43],"power":[47,80,142],"minimization.":[48],"A":[49,96],"parameterized":[50],"register":[51],"transfer":[52],"level":[53],"(multi":[55],"threshold":[56],"CMOS)":[57],"module":[58],"library":[59],"has":[60,104],"been":[61,84,106],"developed.":[62],"provides":[65],"capability":[67],"to":[68,73,123],"gate":[69],"voltage":[72],"modules":[75,132],"during":[76,90,133],"idle":[77,134],"times.":[78],"Leakage":[79],"management":[81],"techniques":[82],"have":[83],"developed":[85,107],"which":[86],"can":[87],"be":[88],"applied":[89],"data-path.":[95],"resource":[97],"allocation":[98,110],"algorithm":[99],"based":[100],"on":[101],"clique":[102],"partitioning":[103],"also":[105,136],"optimal":[109],"registers":[112],"functional":[114],"units":[115],"observed":[121],"up":[122],"31.91%":[124],"savings":[125],"in":[126,138],"module-wise":[127],"Shutting":[130],"down":[131],"times":[135],"resulted":[137],"minimization":[139],"overall":[141],"34.2%.":[144]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}