{"id":"https://openalex.org/W1778647827","doi":"https://doi.org/10.1109/iscas.2002.1010523","title":"0.8 V CMOS content-addressable-memory (CAM) cell circuit with a fast tag-compare capability using bulk PMOS dynamic-threshold (BP-DTMOS) technique based on standard CMOS technology for low-voltage VLSI systems","display_name":"0.8 V CMOS content-addressable-memory (CAM) cell circuit with a fast tag-compare capability using bulk PMOS dynamic-threshold (BP-DTMOS) technique based on standard CMOS technology for low-voltage VLSI systems","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1778647827","doi":"https://doi.org/10.1109/iscas.2002.1010523","mag":"1778647827"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057012230","display_name":"E. Shen","orcid":"https://orcid.org/0000-0002-4875-0332"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"E. Shen","raw_affiliation_strings":["Department of E&CE, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Department of E&CE, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024957250","display_name":"J.B. Kuo","orcid":"https://orcid.org/0000-0003-1391-1586"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J.B. Kuo","raw_affiliation_strings":["Department of E&CE, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Department of E&CE, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057012230"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.5031,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.63828544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"583"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9767000079154968,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.952069103717804},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.844251811504364},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5122682452201843},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4757656455039978},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4476338326931},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43244606256484985},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42766886949539185},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4171738624572754},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37121278047561646},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.33809739351272583},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3204966187477112},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20429307222366333},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18010300397872925}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.952069103717804},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.844251811504364},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5122682452201843},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4757656455039978},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4476338326931},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43244606256484985},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42766886949539185},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4171738624572754},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37121278047561646},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.33809739351272583},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3204966187477112},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20429307222366333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18010300397872925}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W398027425","https://openalex.org/W2015620405","https://openalex.org/W2147168629","https://openalex.org/W2157321309","https://openalex.org/W6613648162"],"related_works":["https://openalex.org/W2730314563","https://openalex.org/W2621684361","https://openalex.org/W2058541779","https://openalex.org/W1827298495","https://openalex.org/W1593219341","https://openalex.org/W1742453416","https://openalex.org/W1563147421","https://openalex.org/W4254968926","https://openalex.org/W2379197520","https://openalex.org/W2542162669"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"a":[3,14,68,73],"novel":[4],"0.8":[5,77],"V":[6,78],"content":[7],"addressable":[8],"memory":[9],"(CAM)":[10],"cell":[11],"circuit":[12],"with":[13,43],"fast":[15],"tag-compare":[16,50,70],"capability":[17],"using":[18,63,85],"the":[19,31,49,64,82,86],"bulk":[20,60],"PMOS":[21,41],"dynamic-threshold":[22],"(BP-DTMOS)":[23],"technique":[24],"based":[25],"on":[26],"standard":[27,59],"CMOS":[28,61],"technology":[29,34,62],"following":[30],"SOI":[32],"DTMOS":[33],"for":[35],"low-voltage":[36],"VLSI":[37],"systems.":[38],"Using":[39],"four":[40],"devices":[42],"their":[44],"body":[45],"controlled":[46],"dynamically":[47],"in":[48,58],"portion,":[51],"this":[52],"CAM":[53],"cell,":[54],"which":[55],"is":[56],"built":[57],"BP-DTMOS":[65,87],"technique,":[66],"has":[67],"faster":[69],"operation":[71],"at":[72],"supply":[74],"voltage":[75],"of":[76],"as":[79],"compared":[80],"to":[81],"one":[83],"not":[84],"technique.":[88]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}