{"id":"https://openalex.org/W1486972478","doi":"https://doi.org/10.1109/iscas.2002.1010508","title":"An embedded DSP core for wireless communication","display_name":"An embedded DSP core for wireless communication","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1486972478","doi":"https://doi.org/10.1109/iscas.2002.1010508","mag":"1486972478"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061859062","display_name":"Shyh\u2010Jye Jou","orcid":"https://orcid.org/0000-0002-8821-3486"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh Jye Jou","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Chungli, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060095114","display_name":"Hsiao Ping Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiao Ping Lee","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Chungli, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100348274","display_name":"Yi-Ting Chen","orcid":"https://orcid.org/0009-0000-6537-8926"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Ting Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Chungli, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011261654","display_name":"Ming Hsuan Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming Hsuan Tan","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Chungli, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008018007","display_name":"Ya-Lan Tsao","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ya-Lan Tsao","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Chungli, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Chungli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":1.1623,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75952813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"524"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7594406604766846},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6608966588973999},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6202191114425659},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6108486652374268},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5696345567703247},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5231112837791443},{"id":"https://openalex.org/keywords/texas-instruments-davinci","display_name":"Texas Instruments DaVinci","score":0.5095944404602051},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48136621713638306},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4273073375225067},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4239354133605957},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4223126769065857}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7594406604766846},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6608966588973999},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6202191114425659},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6108486652374268},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5696345567703247},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5231112837791443},{"id":"https://openalex.org/C45549533","wikidata":"https://www.wikidata.org/wiki/Q7707766","display_name":"Texas Instruments DaVinci","level":4,"score":0.5095944404602051},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48136621713638306},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4273073375225067},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4239354133605957},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4223126769065857},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2060471030","https://openalex.org/W2072161024","https://openalex.org/W2102301203","https://openalex.org/W2138473889","https://openalex.org/W2159182073","https://openalex.org/W2159302387","https://openalex.org/W2484178388","https://openalex.org/W6665700604"],"related_works":["https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2091059919","https://openalex.org/W2050874000","https://openalex.org/W2116296227","https://openalex.org/W2163046274","https://openalex.org/W2363708040","https://openalex.org/W1991347376","https://openalex.org/W2144552376"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"embedded":[4,69],"DSP":[5,26,50,108],"core":[6,130],"for":[7,54,86,93],"communication":[8,56],"applications":[9],"with":[10,116],"targets":[11],"of":[12,73,78,128],"demodulation/synchronization":[13],"operation.":[14],"Besides":[15],"providing":[16],"a":[17,71],"basic":[18],"instruction":[19],"set,":[20],"similar":[21],"to":[22,103],"current":[23],"day":[24],"16-bit":[25],"processors,":[27],"it":[28,66],"contains":[29],"distinguish":[30],"instructions,":[31],"and":[32,44,97],"special":[33],"function":[34],"blocks":[35],"like":[36],"dual":[37],"MAC,":[38],"sub-word":[39],"multiplier,":[40],"dedicated":[41],"FIR":[42],"filter":[43],"multi-levels":[45],"slicer,":[46],"which":[47],"make":[48],"this":[49],"processor":[51],"more":[52],"efficient":[53],"several":[55],"tasks.":[57],"Also,":[58],"the":[59,76,79,98,129],"entire":[60,99],"architecture":[61,100],"is":[62,101,110,133,140],"parameterized":[63],"such":[64],"that":[65],"can":[67],"be":[68],"in":[70],"variety":[72],"applications.":[74],"In":[75],"design":[77],"chip,":[80],"we":[81],"adapt":[82],"gray":[83],"coded":[84],"addressing":[85],"lowering":[87],"switching":[88],"activity,":[89],"pipeline":[90,95],"register":[91,96],"sharing":[92],"reducing":[94],"used":[102],"reduce":[104],"power":[105],"dissipation.":[106],"The":[107,124,137],"chip":[109,138,146],"implemented":[111],"by":[112],"synthesizable":[113],"Verilog":[114],"code":[115],"TSMC":[117],"0.35":[118],"/spl":[119],"mu/m":[120],"SPQM":[121],"cell":[122],"library.":[123],"equivalent":[125],"gate":[126],"count":[127],"without":[131],"memory":[132],"about":[134],"50":[135],"k.":[136],"area":[139],"4.10":[141],"mm*4.10":[142],"mm":[143],"(with":[144],"on":[145],"memory).":[147]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}