{"id":"https://openalex.org/W1937598755","doi":"https://doi.org/10.1109/iscas.2002.1010496","title":"A self-checking cell logic block for fault tolerant FPGAs","display_name":"A self-checking cell logic block for fault tolerant FPGAs","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1937598755","doi":"https://doi.org/10.1109/iscas.2002.1010496","mag":"1937598755"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010496","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I119003972","display_name":"Roma Tre University","ror":"https://ror.org/05vf0dg29","country_code":"IT","type":"education","lineage":["https://openalex.org/I119003972"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pontarelli","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Dept. of Electron. Eng, Rome Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Rome Univ., Italy","institution_ids":["https://openalex.org/I119003972"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I119003972","display_name":"Roma Tre University","ror":"https://ror.org/05vf0dg29","country_code":"IT","type":"education","lineage":["https://openalex.org/I119003972"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G.C. Cardarilli","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Dept. of Electron. Eng, Rome Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Rome Univ., Italy","institution_ids":["https://openalex.org/I119003972"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066425991","display_name":"A. Leandri","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I119003972","display_name":"Roma Tre University","ror":"https://ror.org/05vf0dg29","country_code":"IT","type":"education","lineage":["https://openalex.org/I119003972"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Leandri","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Dept. of Electron. Eng, Rome Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Rome Univ., Italy","institution_ids":["https://openalex.org/I119003972"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I119003972","display_name":"Roma Tre University","ror":"https://ror.org/05vf0dg29","country_code":"IT","type":"education","lineage":["https://openalex.org/I119003972"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Ottavi","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Dept. of Electron. Eng, Rome Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Rome Univ., Italy","institution_ids":["https://openalex.org/I119003972"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I119003972","display_name":"Roma Tre University","ror":"https://ror.org/05vf0dg29","country_code":"IT","type":"education","lineage":["https://openalex.org/I119003972"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Dept. of Electron. Eng, Rome Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Rome Univ., Italy","institution_ids":["https://openalex.org/I119003972"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111673338","display_name":"A. Salsano","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]},{"id":"https://openalex.org/I119003972","display_name":"Roma Tre University","ror":"https://ror.org/05vf0dg29","country_code":"IT","type":"education","lineage":["https://openalex.org/I119003972"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Salsano","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","Dept. of Electron. Eng, Rome Univ., Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Rome Univ., Italy","institution_ids":["https://openalex.org/I119003972"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4308,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56817215,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7919613122940063},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7660419940948486},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7213068604469299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6641987562179565},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6175229549407959},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.602766215801239},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5381691455841064},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4936574399471283},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45763304829597473},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44333305954933167},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4140765368938446},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4103087782859802},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3758413791656494},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34929513931274414},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28487762808799744},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2137933373451233},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2085772454738617},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11924296617507935},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.10826903581619263}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7919613122940063},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7660419940948486},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7213068604469299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6641987562179565},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6175229549407959},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.602766215801239},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5381691455841064},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4936574399471283},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45763304829597473},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44333305954933167},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4140765368938446},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4103087782859802},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3758413791656494},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34929513931274414},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28487762808799744},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2137933373451233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2085772454738617},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11924296617507935},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.10826903581619263},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2002.1010496","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010496","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/93954","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/93954","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.uniroma1.it:11573/1523313","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1523313","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W247071725","https://openalex.org/W1902843222","https://openalex.org/W2129431532","https://openalex.org/W2135225513","https://openalex.org/W2136629399","https://openalex.org/W2149581858","https://openalex.org/W2150095819","https://openalex.org/W2150742908","https://openalex.org/W2151493503","https://openalex.org/W2163493261","https://openalex.org/W2165247086","https://openalex.org/W2184512284"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2153257783","https://openalex.org/W2024574431","https://openalex.org/W1970038941","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W2140645577","https://openalex.org/W2003435315","https://openalex.org/W2149339590","https://openalex.org/W4231267350"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,26,32,65,82],"self-checking":[4],"Cell":[5],"Logic":[6],"Block":[7],"(CLB)":[8],"that":[9],"can":[10],"be":[11],"used":[12],"as":[13],"building":[14],"block":[15],"for":[16],"on-line":[17,96],"testable":[18],"FPGAs.":[19],"The":[20,35,58],"proposed":[21,59,93],"cell":[22],"consists,":[23],"basically,":[24],"of":[25,47,98],"4":[27],"input":[28],"Look-Up-Table":[29],"(LUT)":[30],"and":[31,77,80],"D":[33],"flip-flop.":[34],"CLB":[36,60,94],"is":[37,62],"designed":[38],"using":[39],"pass-transistor-based":[40],"multiplexers,":[41],"either":[42],"to":[43,52,68,75,84],"select":[44,53],"the":[45,48,92],"output":[46],"4-input":[49],"LUT,":[50],"or":[51],"signals":[54],"from":[55],"other":[56],"CLBs.":[57],"architecture":[61],"characterized":[63],"by":[64,81],"simple":[66],"circuit":[67],"detect":[69],"incorrect":[70],"logic":[71],"voltage":[72],"levels":[73],"due":[74],"stuck-close":[76],"stuck-open":[78],"faults":[79],"sensor":[83],"test":[85],"anomalous":[86],"dissipated":[87],"currents.":[88],"In":[89],"this":[90],"way,":[91],"allows":[95],"detection":[97],"any":[99],"single":[100],"transistor":[101],"fault.":[102]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}