{"id":"https://openalex.org/W1768575434","doi":"https://doi.org/10.1109/iscas.2002.1010473","title":"A non-feedback multiphase clock generator","display_name":"A non-feedback multiphase clock generator","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1768575434","doi":"https://doi.org/10.1109/iscas.2002.1010473","mag":"1768575434"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100719715","display_name":"Xin Yang","orcid":"https://orcid.org/0000-0003-3428-3806"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Lixin Yang","raw_affiliation_strings":["Competence Center for Circuit Design, Department of Electroscience, Lund University, Lund, Sweden","Dept. of Electroscience, Lund Univ., Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Competence Center for Circuit Design, Department of Electroscience, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electroscience, Lund Univ., Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061838012","display_name":"Yijun Zhou","orcid":"https://orcid.org/0000-0001-9593-4655"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Yijun Zhou","raw_affiliation_strings":["Competence Center for Circuit Design, Department of Electroscience, Lund University, Lund, Sweden","Dept. of Electroscience, Lund Univ., Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Competence Center for Circuit Design, Department of Electroscience, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electroscience, Lund Univ., Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032973320","display_name":"Jiren Yuan","orcid":"https://orcid.org/0000-0002-1136-7559"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Jiren Yuan","raw_affiliation_strings":["Competence Center for Circuit Design, Department of Electroscience, Lund University, Lund, Sweden","Dept. of Electroscience, Lund Univ., Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Competence Center for Circuit Design, Department of Electroscience, Lund University, Lund, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electroscience, Lund Univ., Sweden","institution_ids":["https://openalex.org/I187531555"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I187531555"],"apc_list":null,"apc_paid":null,"fwci":0.4308,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54951471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8504273891448975},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.6633732318878174},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.6331135034561157},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5985704660415649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5915381908416748},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5618229508399963},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48457348346710205},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46522068977355957},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.459150493144989},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.43834632635116577},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4267258644104004},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.42366480827331543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3924137055873871},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22797903418540955},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2118304967880249},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14078450202941895},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09844857454299927},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07799708843231201}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8504273891448975},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.6633732318878174},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.6331135034561157},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5985704660415649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5915381908416748},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5618229508399963},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48457348346710205},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46522068977355957},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.459150493144989},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.43834632635116577},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4267258644104004},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.42366480827331543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3924137055873871},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22797903418540955},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2118304967880249},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14078450202941895},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09844857454299927},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07799708843231201},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2002.1010473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:3af9862a-a891-403b-acdb-eef80bc043ab","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/610431","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2078514893","https://openalex.org/W2101597431"],"related_works":["https://openalex.org/W2125901692","https://openalex.org/W2169622190","https://openalex.org/W2151256709","https://openalex.org/W2356150836","https://openalex.org/W1593900539","https://openalex.org/W2118205354","https://openalex.org/W3013924136","https://openalex.org/W1607003253","https://openalex.org/W2071924372","https://openalex.org/W2377552037"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"the":[3,36],"design":[4],"of":[5,64],"a":[6,27,45,61],"new":[7],"multiphase":[8,55],"clock":[9,56,66],"generator":[10,57],"with":[11],"no":[12],"feedback":[13],"loop.":[14],"A":[15,22],"single-stage":[16],"direct":[17],"interpolation":[18],"architecture":[19],"is":[20],"proposed.":[21],"1/4":[23],"frequency":[24],"divider":[25],"and":[26],"short-circuit":[28],"current":[29],"suppression":[30],"interpolator":[31],"are":[32],"developed":[33],"to":[34,71],"achieve":[35],"precise":[37],"interpolation.":[38],"The":[39,54],"circuit":[40],"has":[41],"been":[42],"fabricated":[43],"in":[44,60],"standard":[46],"0.35":[47],"/spl":[48],"mu/m,":[49],"3.3":[50],"V":[51],"CMOS":[52],"process.":[53],"can":[58],"operate":[59],"wide":[62],"range":[63],"input":[65],"frequencies":[67],"from":[68],"500":[69],"MHz":[70],"1.5":[72],"GHz.":[73]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}