{"id":"https://openalex.org/W1525615331","doi":"https://doi.org/10.1109/iscas.2002.1010395","title":"Low power register file architecture for application specific DSPs","display_name":"Low power register file architecture for application specific DSPs","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1525615331","doi":"https://doi.org/10.1109/iscas.2002.1010395","mag":"1525615331"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010395","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111393546","display_name":"M. Mueller","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Mueller","raw_affiliation_strings":["Infineon Technologies, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052537841","display_name":"Andreas Wortmann","orcid":"https://orcid.org/0000-0003-3534-253X"},"institutions":[{"id":"https://openalex.org/I166433441","display_name":"Hochschule Bremen","ror":"https://ror.org/04f7jc139","country_code":"DE","type":"education","lineage":["https://openalex.org/I166433441"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Wortmann","raw_affiliation_strings":["Hochschule Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hochschule Bremen, Germany","institution_ids":["https://openalex.org/I166433441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102956698","display_name":"S. Sim\u00f3n","orcid":"https://orcid.org/0009-0001-5325-355X"},"institutions":[{"id":"https://openalex.org/I166433441","display_name":"Hochschule Bremen","ror":"https://ror.org/04f7jc139","country_code":"DE","type":"education","lineage":["https://openalex.org/I166433441"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Simon","raw_affiliation_strings":["Hochschule Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hochschule Bremen, Germany","institution_ids":["https://openalex.org/I166433441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070863229","display_name":"S. Wolter","orcid":"https://orcid.org/0000-0002-3087-3502"},"institutions":[{"id":"https://openalex.org/I166433441","display_name":"Hochschule Bremen","ror":"https://ror.org/04f7jc139","country_code":"DE","type":"education","lineage":["https://openalex.org/I166433441"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Wolter","raw_affiliation_strings":["Hochschule Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hochschule Bremen, Germany","institution_ids":["https://openalex.org/I166433441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103022928","display_name":"S. Buch","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Buch","raw_affiliation_strings":["Infineon Technologies, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065194675","display_name":"Marek Wr\u00f3blewski","orcid":"https://orcid.org/0000-0002-7249-8579"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Wroblewski","raw_affiliation_strings":["Technical University Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University Munich, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046247590","display_name":"Josef A. Nossek","orcid":"https://orcid.org/0000-0001-5909-0782"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.A. Nossek","raw_affiliation_strings":["Technical University Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University Munich, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7432,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70799027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.926892876625061},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8283726572990417},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7604208588600159},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5934364795684814},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5016133785247803},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4781514108181},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.46753284335136414},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45993781089782715},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41978687047958374},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41511672735214233},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3894519805908203},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3829508125782013},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25307226181030273},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25302502512931824},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.1300296187400818},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.08571681380271912}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.926892876625061},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8283726572990417},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7604208588600159},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5934364795684814},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5016133785247803},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4781514108181},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.46753284335136414},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45993781089782715},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41978687047958374},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41511672735214233},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3894519805908203},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3829508125782013},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25307226181030273},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25302502512931824},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.1300296187400818},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.08571681380271912},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010395","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W124596592","https://openalex.org/W1539883310","https://openalex.org/W1578597091","https://openalex.org/W2103684670","https://openalex.org/W2108510062","https://openalex.org/W2136403269","https://openalex.org/W2156476900","https://openalex.org/W2162211138","https://openalex.org/W2995746888"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2159389028","https://openalex.org/W2195435904","https://openalex.org/W2148662141","https://openalex.org/W3022691489"],"abstract_inverted_index":{"In":[0],"this":[1,48],"paper,":[2],"an":[3],"architecture":[4,70],"for":[5,9,74],"register":[6,68,107],"files":[7],"suited":[8,73],"synthesizable":[10],"DSP":[11,23],"cores":[12],"is":[13,18,42,71,98,116],"proposed.":[14],"The":[15,66,92],"principal":[16],"focus":[17],"on":[19,81],"the":[20,45,99,105,110,122],"implementation":[21],"of":[22,47,61,94,113],"algorithms":[24],"with":[25,88],"several":[26,64],"identical":[27],"channels,":[28],"used":[29,96],"in":[30,86],"e.g.":[31],"stereo":[32],"audio,":[33],"filter":[34],"banks":[35],"or":[36],"network":[37],"IC":[38],"implementations.":[39],"Nevertheless,":[40],"it":[41],"shown":[43],"that":[44],"result":[46],"work":[49],"can":[50],"be":[51],"extended":[52],"to":[53,63,104,121],"many":[54],"single":[55],"channel":[56],"applications":[57],"by":[58,118],"formal":[59],"assignment":[60],"operations":[62],"channels.":[65],"new":[67],"file":[69,108],"especially":[72],"a":[75],"standard":[76],"semi-custom":[77],"design":[78],"flow":[79],"based":[80],"common":[82],"hardware":[83],"description":[84],"languages":[85],"conjunction":[87],"commercial":[89],"synthesis":[90],"tools.":[91],"level":[93,101],"abstraction":[95],"here":[97],"register-transfer":[100],"(RTL).":[102],"Due":[103],"proposed":[106],"architecture,":[109],"power":[111],"dissipation":[112],"our":[114],"application":[115],"reduced":[117],"30%":[119],"compared":[120],"conventional":[123],"implementation.":[124]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}