{"id":"https://openalex.org/W2162678295","doi":"https://doi.org/10.1109/iscas.2002.1010392","title":"Automated high level synthesis of hardware building blocks present in ART-based neural networks, from VHDL-AMS descriptions","display_name":"Automated high level synthesis of hardware building blocks present in ART-based neural networks, from VHDL-AMS descriptions","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2162678295","doi":"https://doi.org/10.1109/iscas.2002.1010392","mag":"2162678295"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101494925","display_name":"Juan Antonio L\u00f3pez","orcid":"https://orcid.org/0000-0002-1920-2716"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.A. Lopez","raw_affiliation_strings":["Departmento Electr\u00f3nica y Tec. de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento Electr\u00f3nica y Tec. de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072325815","display_name":"Gin\u00e9s Dom\u00e9nech\u2010Asensi","orcid":"https://orcid.org/0000-0002-2419-9275"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Domenech","raw_affiliation_strings":["Departmento Electr\u00f3nica y Tec. de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento Electr\u00f3nica y Tec. de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063226771","display_name":"R. Ru\u0131\u0301z","orcid":"https://orcid.org/0000-0002-3890-8124"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Ruiz","raw_affiliation_strings":["Departmento Electr\u00f3nica y Tec. de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento Electr\u00f3nica y Tec. de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040523899","display_name":"Tom J. K\u00e1zmierski","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"T.J. Kazmierski","raw_affiliation_strings":["Electronics and Computer Science, University of Southampton, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Southampton, Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5108,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66261232,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"IV","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9679924249649048},{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.893951416015625},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.827252984046936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7514188289642334},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7124938368797302},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6884534955024719},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6236258149147034},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5228793621063232},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.41503429412841797},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38187873363494873},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.36668652296066284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3623996078968048},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21755287051200867},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2053564190864563},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16749072074890137},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11615166068077087}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9679924249649048},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.893951416015625},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.827252984046936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7514188289642334},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7124938368797302},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6884534955024719},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6236258149147034},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5228793621063232},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.41503429412841797},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38187873363494873},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.36668652296066284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3623996078968048},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21755287051200867},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2053564190864563},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16749072074890137},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11615166068077087},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2002.1010392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.soton.ac.uk:256523","is_oa":false,"landing_page_url":"https://eprints.soton.ac.uk/256523/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference or Workshop Item"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2001118464","https://openalex.org/W2098049831","https://openalex.org/W2152477898","https://openalex.org/W2162113781","https://openalex.org/W4235904979","https://openalex.org/W4250621041"],"related_works":["https://openalex.org/W1586741485","https://openalex.org/W2357636087","https://openalex.org/W2070083638","https://openalex.org/W2162678295","https://openalex.org/W1576549604","https://openalex.org/W2091509145","https://openalex.org/W2096642685","https://openalex.org/W2129508730","https://openalex.org/W3021694037","https://openalex.org/W2543386576"],"abstract_inverted_index":{"This":[0,33],"contribution":[1],"presents":[2],"a":[3,7,12,27],"VHDL-AMS":[4,28,61,85],"model":[5,62],"for":[6],"building":[8,34],"block":[9,35],"present":[10],"in":[11],"multi-channel":[13],"neural":[14],"network":[15],"based":[16,58,67],"on":[17,59,68],"the":[18,47,54,60,64,76,79],"adaptive":[19],"resonance":[20],"theory,":[21],"and":[22,40,63],"its":[23,84],"automated":[24],"synthesis":[25],"using":[26],"to":[29,45],"HSPICE":[30],"netlist":[31,81],"translator.":[32,51],"shows":[36],"continuous":[37],"dynamic":[38],"behavior,":[39],"it":[41],"is":[42],"complex":[43],"enough":[44],"check":[46],"functionality":[48],"of":[49],"our":[50],"Both":[52],"simulations,":[53],"behavioral":[55],"high-level":[56],"one":[57,66],"structural":[65],"an":[69],"automatically":[70],"synthesized":[71,82],"SPICE":[72,80],"description,":[73],"have":[74],"verified":[75],"matching":[77],"between":[78],"against":[83],"model.":[86]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}