{"id":"https://openalex.org/W1839688308","doi":"https://doi.org/10.1109/iscas.2002.1010330","title":"A threshold voltage independent floating resistor circuit exhibiting both positive and negative resistance values","display_name":"A threshold voltage independent floating resistor circuit exhibiting both positive and negative resistance values","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1839688308","doi":"https://doi.org/10.1109/iscas.2002.1010330","mag":"1839688308"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2002.1010330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081800725","display_name":"Takao Oura","orcid":null},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Oura","raw_affiliation_strings":["Department of Systems Engineering, Faculty of Engineering, Shizuoka University, Hamamatsu, Japan","Fac. of Eng., Shizuoka Univ., Hamamatsu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Systems Engineering, Faculty of Engineering, Shizuoka University, Hamamatsu, Japan","institution_ids":["https://openalex.org/I1298590031"]},{"raw_affiliation_string":"Fac. of Eng., Shizuoka Univ., Hamamatsu, Japan","institution_ids":["https://openalex.org/I1298590031"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040274342","display_name":"T. Yoneyama","orcid":null},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yoneyama","raw_affiliation_strings":["Department of Systems Engineering, Faculty of Engineering, Shizuoka University, Hamamatsu, Japan","Fac. of Eng., Shizuoka Univ., Hamamatsu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Systems Engineering, Faculty of Engineering, Shizuoka University, Hamamatsu, Japan","institution_ids":["https://openalex.org/I1298590031"]},{"raw_affiliation_string":"Fac. of Eng., Shizuoka Univ., Hamamatsu, Japan","institution_ids":["https://openalex.org/I1298590031"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086584545","display_name":"Shashidhar Tantry","orcid":"https://orcid.org/0000-0002-3747-1709"},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Tantry","raw_affiliation_strings":["Department of Systems Engineering, Faculty of Engineering, Shizuoka University, Hamamatsu, Japan","Fac. of Eng., Shizuoka Univ., Hamamatsu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Systems Engineering, Faculty of Engineering, Shizuoka University, Hamamatsu, Japan","institution_ids":["https://openalex.org/I1298590031"]},{"raw_affiliation_string":"Fac. of Eng., Shizuoka Univ., Hamamatsu, Japan","institution_ids":["https://openalex.org/I1298590031"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025308851","display_name":"Hideki Asai","orcid":"https://orcid.org/0000-0001-7019-2712"},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Asai","raw_affiliation_strings":["Department of Systems Engineering, Faculty of Engineering, Shizuoka University, Hamamatsu, Japan","Fac. of Eng., Shizuoka Univ., Hamamatsu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Systems Engineering, Faculty of Engineering, Shizuoka University, Hamamatsu, Japan","institution_ids":["https://openalex.org/I1298590031"]},{"raw_affiliation_string":"Fac. of Eng., Shizuoka Univ., Hamamatsu, Japan","institution_ids":["https://openalex.org/I1298590031"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1298590031"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.10935385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"III","last_page":"739"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.9388433694839478},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6693251132965088},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.62388676404953},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6033139228820801},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5713457465171814},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5588663816452026},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4611961841583252},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42961353063583374},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3937382996082306},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32714852690696716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25001654028892517},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18666109442710876},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.0642947256565094}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.9388433694839478},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6693251132965088},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.62388676404953},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6033139228820801},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5713457465171814},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5588663816452026},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4611961841583252},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42961353063583374},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3937382996082306},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32714852690696716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25001654028892517},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18666109442710876},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.0642947256565094}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2002.1010330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2002.1010330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1507790011","https://openalex.org/W1608506323","https://openalex.org/W1988577797","https://openalex.org/W1994202340","https://openalex.org/W2032227965","https://openalex.org/W2100072177","https://openalex.org/W2131263108","https://openalex.org/W2135433328","https://openalex.org/W2954194269","https://openalex.org/W6636327367","https://openalex.org/W6765587751"],"related_works":["https://openalex.org/W74846200","https://openalex.org/W2425729383","https://openalex.org/W2575093156","https://openalex.org/W2544401233","https://openalex.org/W2141568571","https://openalex.org/W2065137157","https://openalex.org/W2193954460","https://openalex.org/W2389800961","https://openalex.org/W2158010495","https://openalex.org/W2154577534"],"abstract_inverted_index":{"In":[0],"this":[1,21],"paper,":[2],"we":[3,69],"propose":[4],"new":[5],"bilateral":[6],"floating":[7,22],"resistor":[8,23,41],"circuits":[9,52],"having":[10],"both":[11],"positive":[12],"and":[13],"negative":[14],"resistance":[15,19],"values.":[16],"The":[17],"equivalent":[18],"of":[20,49,55],"in":[24,42],"CMOS":[25],"technology":[26],"can":[27],"be":[28],"changed":[29],"by":[30,65],"using":[31,66],"controlled-voltages,":[32],"which":[33],"is":[34,76],"an":[35,79],"advantage":[36],"over":[37],"polysilicon":[38],"or":[39],"diffused":[40],"the":[43,47,50,56,62,73],"integrated":[44],"circuit.":[45],"Moreover":[46],"characteristics":[48],"proposed":[51,63,74],"are":[53],"independent":[54],"threshold":[57],"voltage.":[58],"We":[59],"have":[60,70],"simulated":[61],"circuit":[64,75],"HSPICE.":[67],"Finally,":[68],"confirmed":[71],"that":[72],"useful":[77],"as":[78],"analog":[80],"component.":[81]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}